- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67327 > 5962-88764043A (ANALOG DEVICES INC) 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-88764043A |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CQCC28 |
| 封裝： | CERAMIC, LCC-28 |
| 文件頁(yè)數(shù)： | 12/14頁(yè) |
| 文件大?。?/td> | 366K |
| 代理商： | 5962-88764043A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)
AD7824/AD7828
REV. D
–7–
INPUT CURRENT
Due to the novel conversion techniques employed by the AD7824/
AD7828, the analog input behaves somewhat differently than in
conventional devices. The ADC’s sampled-data comparators
take varying amounts of input current depending on which cycle
the conversion is in.
The equivalent input circuit of the AD7824/AD7828 is shown
in Figure 8. When a conversion starts (
CS and RD going low),
all input switches close, and the selected input channel is con-
nected to the most significant and least significant comparators.
Therefore, the analog input is connected to thirty-one 1 pF
input capacitors at the same time.
Figure 8. AD7824/AD7828 Equivalent Input Circuit
The input capacitors must charge to the input voltage through
the on resistance of the analog switches (about 3 k
to 6 k). In
addition, about 14 pF of input stray capacitance must be charged.
The analog input for any channel can be modelled as an RC
network as shown in Figure 9. As RS increases, it takes longer
for the input capacitance to charge.
Figure 9. RC Network Model
The time for which the input comparators track the analog input
is approximately 1
s at the start of conversion. Because of input
transients on the analog inputs, it is recommended that a source
impedance of not greater than 100 ohms be connected to the
analog inputs. The output impedance of an op amp is equal to
the open loop output impedance divided by the loop gain at the
frequency of interest. It is important that the amplifier driving
the AD7824/AD7828 analog inputs have sufficient loop gain at the
input signal frequency as to make the output impedance low.
Suitable op amps for driving the AD7824/AD7828 are the
AD544 or AD644.
INHERENT SAMPLE-HOLD
A major benefit of the AD7824’s and AD7828’s analog input
structure is its ability to measure a variety of high-speed signals
without the help of an external sample-and-hold. In a conven-
tional SAR type converter, regardless of its speed, the input
must remain stable to at least 1/2 LSB throughout the conver-
sion process if rated accuracy is to be maintained. Consequently,
for many high-speed signals, this signal must be externally
sampled and held stationary during the conversion. The
AD7824/AD7828 input comparators, by nature of their
input switching inherently accomplish this sample-and-hold
function. Although the conversion time for AD7824/AD7828
is 2
s, the time for which any selected analog input must be
1/2 LSB stable is much smaller. The AD7824/AD7828 tracks
the selected input channel for approximately 1
s after conver-
sion start. The value of the analog input at that instant (1
s from
conversion start) is the measured value. This value is then used
in the least significant flash to generate the lower 4-bits of data.
SINUSOIDAL INPUTS
The AD7824/AD7828 can measure input signals with slew rates
as high as 157 mV/
s to the rated specifications. This means that
the analog input frequency can be up to 10 kHz without the aid
of an external sample and hold. Furthermore, the AD7828 can
measure eight 10 kHz signals without a sample and hold. The
Nyquist criterion requires that the sampling rate be twice the
input frequency (i.e., 2
× 10 kHz). This requires an ideal anti-
aliasing filter with an infinite roll-off. To ease the problem of
antialiasing filter design, the sampling rate is usually much greater
than the Nyquist criterion. The maximum sampling rate (FMAX)
for the AD7824/AD7828 can be calculated as follows:
FMAX =
1
tCRD
+t
P
FMAX =
1
2E – 6
+0.5E – 6
= 400 kHz
tCRD = AD7824/AD7828 Conversion Time
tP = Minimum Delay Between Conversion
This permits a maximum sampling rate of 50 kHz for each of
the 8 channels when using the AD7828 and 100 kHz for each of
the 4 channels when using the AD7824.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-8876403XX | 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP28 |
| 5962-8876404XX | 8-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP28 |
| 5962-8876701LA | PARALLEL, WORD INPUT LOADING, 12-BIT DAC, CDIP24 |
| 5962-8877601XX | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, DIP24 |
| 5962-89441012A | SPECIALTY ANALOG CIRCUIT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-8876404XA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| 5962-8876404XX | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC High Spd 4-CH 8-Bit CMOS IC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| 5962-8876501RX | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 12-BIT IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| 5962-8876502RA | 制造商:Rochester Electronics LLC 功能描述:12-BIT DAC IC - Bulk |
| 5962-8876502RX | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DUAL 12-BIT IC RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。