參數(shù)資料
型號(hào): 5962-8967901QX
廠商: CIRRUS LOGIC INC
元件分類: ADC
英文描述: 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
封裝: CERAMIC, DIP-40
文件頁(yè)數(shù): 6/50頁(yè)
文件大?。?/td> 520K
代理商: 5962-8967901QX
Asynchronous Sampling
The CS5012A/14/16 internally operate from a
clock which is delayed and divided down from
CLKIN (fCLK/4). If sampling is not synchronized
to this internal clock, the conversion cycle may
not begin until up to four clock cycles after
HOLD goes lo w even though the charge is
trapped immediately. In this asynchronous mode
(Figure 3a), the four clock cycles add to the
minimum 49, 57 and 65 clock cycles (for the
CS5012A/14/16 respectively) to define the maxi-
mum conversion time (see Figure 5a and
Table 1).
Synchronous Sampling
To achieve maximum throughput, sampling can
be synchronized with the internal conversion
clock by connecting the End-of-Track (EOT) out-
put to HOLD (Figure 3b). The EOT output falls
15 CLKIN cycles after EOC indicating the ana-
log
input
has
been
acquired
to
the
CS5012A/14/16’s specified accuracy. The EOT
output is synchronized to the internal conversion
clock, so the four clock cycle synchronization un-
certainty is removed yielding throughput at
[1/64]fCLK for the CS5012A, [1/72]fCLK for
CS5014 and [1/80]fCLK for CS5016 where fCLK
is the CLKIN frequency (see Figure 5b and Ta-
ble 1).
*
Conversion
(49 + N cycles)
1 / Throughput
(64 + N cycles)
Output
EOT
Output
EOC
Input
HOLD
Acquisition
(15 cycles)
* Dashed line: CS & RD = 0
CS5012A N = 0
Solid line: See Figure 9
CS5014
N = 8
CS5016
N = 16
Figure 5b. Synchronous (Loopback Mode)
Conversion
Synchronization Uncertainty (4 cycles)
Input
Output
Acquisition
HOLD
EOC
EOT
1 / Throughput
Figure 5a. Asynchronous Sampling (External Clock)
Throughput Time
Conversion Time
Sampling Mode
Synchronous (Loopback)
Asynchronous
Min
64 t clk
N/A
Max
64 t clk
59
1.32
s
t clk+
59
2.25
s
t clk+
Max
+
235 ns
53 t clk
49 t clk
+
235 ns
53 t clk
Min
49 t clk
-7
-12,-24
CS5012A
CS5014
57 t clk
+
235 ns
61 t clk
57 t clk
72 t clk
N/A
72 t clk
67
2.25
s
t clk+
Synchronous (Loopback)
Asynchronous
65 t clk
+
235 ns
69 t clk
65 t clk
80 t clk
N/A
80 t clk
75
2.25
s
t clk+
Synchronous (Loopback)
Asynchronous
CS5016
Table 1. Conversion and Throughput Times (tclk = Master Clock Period)
CS5012A, CS5014, CS5016
14
DS14F6
相關(guān)PDF資料
PDF描述
5962-8967602XX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
5962-8967601XX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CQCC44
5962-8967602QX 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP40
5962-8967801XA QUAD, PARALLEL, 8 BITS INPUT LOADING, 0.19 us SETTLING TIME, 8-BIT DAC, CDIP28
5962-8967802XA QUAD, PARALLEL, 8 BITS INPUT LOADING, 0.19 us SETTLING TIME, 8-BIT DAC, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-8967901XC 制造商:SEI 功能描述:
5962-89680012A 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin LCCC Tube
5962-89680012A-T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
5962-8968001RA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CDIP Tube 制造商:Texas Instruments 功能描述:LINE TRNSCVR 8TR 8TX 8RX 20CDIP - Rail/Tube
5962-8968001SA 制造商:Texas Instruments 功能描述:Octal Transmitter/Receiver 20-Pin CFPAK Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk