- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68796 > 5962-8990503EA (TEXAS INSTRUMENTS INC) 2.2 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, CDIP16 PDF資料下載
參數(shù)資料
| 型號： | 5962-8990503EA |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 2.2 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, CDIP16 |
| 封裝： | DIP-16 |
| 文件頁數(shù)： | 1/19頁 |
| 文件大小： | 623K |
| 代理商： | 5962-8990503EA |
FEATURES
Improved versions of the
UC3823/UC3825 PWMs
Compatible with Voltage or
Current-Mode Topologies
Practical Operation at Switching
Frequencies to 1MHz
50ns Propagation Delay to Output
High Current Dual Totem Pole
Outputs (2A Peak)
Trimmed Oscillator Discharge
Current
Low 100
A Startup Current
Pulse-by-Pulse Current Limiting
Comparator
Latched Overcurrent Comparator
With Full Cycle Restart
UC1823A,B/1825A,B
UC2823A,B/2825A,B
UC3823A,B/3825A,B
High Speed PWM Controller
DESCRIPTION
The UC3823A & B and the UC3825A & B family of PWM control ICs are im-
proved versions of the standard UC3823 & UC3825 family. Performance en-
hancements have been made to several of the circuit blocks. Error amplifier gain
bandwidth product is 12MHz while input offset voltage is 2mV. Current limit
threshold is guaranteed to a tolerance of 5%. Oscillator discharge current is spec-
ified at 10mA for accurate dead time control. Frequency accuracy is improved
to 6%. Startup supply current, typically 100
A, is ideal for off-line applications.
The output drivers are redesigned to actively sink current during UVLO at no
expense to the startup current specification. In addition each output is capable
of 2A peak currents during transitions.
Functional improvements have also been implemented in this family. The
UC3825 shutdown comparator is now a high-speed overcurrent comparator with
a threshold of 1.2V. The overcurrent comparator sets a latch that ensures full
discharge of the soft start capacitor before allowing a restart. While the fault latch
is set, the outputs are in the low state. In the event of continuous faults, the soft
start capacitor is fully charged before discharge to insure that the fault frequency
does not exceed the designed soft start period. The UC3825 Clock pin has be-
come CLK/LEB. This pin combines the functions of clock output and leading
edge blanking adjustment and has been buffered for easier interfacing.
* Note: 1823A,B Version Toggles Q and Q are always low
9/95
BLOCK DIAGRAM
continued
UDG-95101
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-8997301PA | OP-AMP, 6000 uV OFFSET-MAX, CDIP8 |
| 5962-8997301PX | OP-AMP, 6000 uV OFFSET-MAX, 179 MHz BAND WIDTH, CDIP8 |
| 5962-8997401PA | OP-AMP, CDIP8 |
| 5962-9060001PA | OP-AMP, 9000 uV OFFSET-MAX, CDIP8 |
| 5962-90604042A | QUAD OP-AMP, 3750 uV OFFSET-MAX, 0.525 MHz BAND WIDTH, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-8991501UA | 制造商:Microsemi Corporation 功能描述:5962-8991501UA - Rail/Tube |
| 5962-8992001VX | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962-89920022A | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 59628992501EA | 制造商:TI 功能描述:SNJ54LS378J |
| 5962-8992501EA | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 16-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:FLIP FLOP D-TYPE BUS INTRFC POS-EDGE 1-ELEM 16CDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。