- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67334 > 5962-9169101M3X (CIRRUS LOGIC INC) 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 PDF資料下載
參數(shù)資料
| 型號： | 5962-9169101M3X |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 封裝： | LCC-28 |
| 文件頁數(shù)： | 15/48頁 |
| 文件大?。?/td> | 647K |
| 代理商： | 5962-9169101M3X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Fine-charge settling is specified as a maximum of
1.125
s (CS5101A) or 5.625 s (CS5102A) for
an analog source impedance of less than 50
. In
addition, the comparator requires a source imped-
ance of less than 400
around 2 MHz for
stability. The source impedance can be effectively
reduced at high frequencies by adding capaci-
tance from AIN to ground (typically 200 pF).
However, high dc source resistances will increase
the input’s RC time constant and extend the nec-
essary acquisition time. For more information on
input amplifiers, consult the application note:
Buffer Amplifiers for the CS501X Series of A/D
Converters.
SLEEP Mode Operation
The CS5101A and CS5102A include a SLEEP
pin. When SLEEP is active (low) each device
will dissipate very low power to retain its calibra-
tion memory when the device is not sampling. It
does not require calibration after SLEEP is made
inactive (high). When coming out of SLEEP,
sampling can begin as soon as the oscillator starts
(time will depend on the particular oscillator
components) and the REFBUF capacitor is
charged (which takes about 3 ms for the
CS5101A, 50 ms for the CS5102A). To achieve
minimum start-up time, use an external clock and
leave the voltage reference powered-up. Connect
a resistor (2 k
) between pins 20 and 21 to keep
the REFBUF capacitor charged. Conversion can
then begin as soon as the A/D circuitry has stabi-
lized and performed a track cycle.
To retain calibration memory while SLEEP is ac-
tive (low) VA+ and VD+ must be maintained at
greater than 2.0V. VA- and VD- can be allowed
to go to 0 volts. The voltages into VA- and VD-
cannot just be "shut-off" as these pins cannot be
allowed to float to potentials greater than
AGND/DGND. If the supply voltages to VA- and
VD- are removed, use a transistor switch to short
these to the power supply ground while in
SLEEP mode.
Grounding and Power Supply Decoupling
The CS5101A and CS5102A use the analog
ground connection, AGND, only as a reference
voltage. No dc power currents flow through the
AGND connection, and it is completely inde-
pendent of DGND. However, any noise riding on
the AGND input relative to the system’s analog
ground will induce conversion errors. Therefore,
both the analog input and reference voltage
should be referred to the AGND pin, which
should be used as the entire system’s analog
ground reference.
The digital and analog supplies are isolated
within the CS5101A and CS5102A and are
pinned out separately to minimize coupling be-
tween the analog and digital sections of the chip.
All four supplies should be decoupled to their re-
spective grounds using 0.1
F ceramic capacitors.
If significant low-frequency noise is present on
the supplies, tantalum capacitors are recom-
mended in parallel with the 0.1
F capacitors.
The positive digital power supply of the
CS5101A and CS5102A must never exceed the
positive analog supply by more than a diode drop
or the CS5101A and CS5102A could experience
permanent damage. If the two supplies are de-
rived from separate sources, care must be taken
that the analog supply comes up first at power-
up. The system connection diagram (Figure 7)
shows a decoupling scheme which allows the
CS5101A and CS5102A to be powered from a
single set of
± 5V rails. The positive digital sup-
ply is derived from the analog supply through a
10
resistor to avoid the analog supply dropping
below the digital supply. If this scheme is util-
ized, care must be taken to insure that any digital
load currents (which flow through the 10
resis-
tors) do not cause the magnitude of digital
supplies to drop below the analog supplies by
more than 0.5 volts. Digital supplies must always
remain above the minimum specification.
CS5101A CS5102A
22
DS45F2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9169102MXA | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169201M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169202M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169201M3X | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169201MXX | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9169301M2A | 制造商:Texas Instruments 功能描述:-LIFETIME BUYS TIL 03/03 |
| 5962-9169701MMA | 制造商:e2v Aerospace & Defense 功能描述:SMD MKD 87C51RC-16 PHI-JLCC |
| 5962-9169701MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| 5962-9169702MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9172201MEA | 制造商:e2v 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP 制造商:e2v technologies 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。