- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67334 > 5962-9169201MXX (CIRRUS LOGIC INC) 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 PDF資料下載
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
calibration cycle on th e CS5102A takes
2,882,040 master clock cycles to complete (ap-
proximately 1.8 seconds with a 1.6 MHz master
clock). The CS5101A’s and CS5102A’s STBY
output remains low throughout the calibration se-
quence, and a rising transition indicates the
device is ready for normal operation. While cali-
brating, the CS5101A and CS5102A will ignore
changes on the HOLD input.
To perform the reset function, a simple power-on
reset circuit can be built using a resistor and ca-
pacitor as shown in Figure 8. The resistor should
be less than or equal to 10 k
. The system power
supplies, voltage reference, and clock should all
be established prior RST rising.
Single-Channel Operation
The CS5101A and CS5102A can alternatively be
used to sample one channel by tying the CH1/2
input high or low. The unused AIN pin should be
tied to the analog input signal or to AGND. (If
operating in free run mode, AIN1 and AIN2 must
VA+
VD+
10
+5VA
+
4.7
F
0.1
F
+
1
F
0.1
F
23
1
10
++
-5VA
4.7
F
0.1
F1 F
0.1
F
0.1
F
21
VA-
VD-
REFBUF
25
7
CLKIN
XOUT
6
DGND
SLEEP
STBY
TRK1
TRK2
SSH/SDL
SDATA
RST
CH1/2
SCLK
HOLD
10 M
3
4
EXT
CLOCK
C2 = C1
10
28
5
8
9
11
15
2
13
14
12
Data
Interface
Control
Logic
CRS/FIN
16
17
27
18
26
CODE
SCKMOD
OUTMOD
BP/UP
VD+
Mode Control
AIN1
AIN2
19
24
50
1 nF
50
1 nF
Analog
Sources
VREF
AGND
20
22
Voltage Reference
*
* For best dynamic
S/(N+D) performance.
NPO
Unused Logic inputs should
be tied to VD+ or DGND.
C1
CS5101A
OR
CS5102A
XTAL
XTAL & C1 Table
CS5101A
FRN
CS5102A
FRN
XTAL
8.0 MHz
8.192 MHz
1.6 MHz
C1, C2
10 pF
30 pF
2.0 MHz
1.6 MHz
or
TST
PDT, RBT,
SSC
PDT, RBT,
SSC
Figure 7. CS5101A/CS5102A System Connection Diagram
CS5101A CS5102A
DS45F2
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9169202MXX | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169102M3X | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169101MXX | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169202M3X | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169101M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9169301M2A | 制造商:Texas Instruments 功能描述:-LIFETIME BUYS TIL 03/03 |
| 5962-9169701MMA | 制造商:e2v Aerospace & Defense 功能描述:SMD MKD 87C51RC-16 PHI-JLCC |
| 5962-9169701MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| 5962-9169702MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9172201MEA | 制造商:e2v 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP 制造商:e2v technologies 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。