參數(shù)資料
型號(hào)： 5962-9169202MXA
廠商： CIRRUS LOGIC INC
元件分類(lèi)： ADC
英文描述： 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28
封裝： CERDIP-28
文件頁(yè)數(shù)： 4/48頁(yè)
文件大小： 647K
代理商： 5962-9169202MXA
GENERAL DESCRIPTION
The CS5101A and CS5102A are 2-channel, 16-
bit A/D converters. The devices include an
inherent sample/hold and an on-chip analog
switch for 2-channel operation. Both channels
can thus be sampled and converted at rates up to
50 k Hz each (CS5101A) or 10 kHz each
(CS5102A). Alternatively, each of the devices
can be operated as a single channel ADC operat-
ing at 100 kHz (CS5101A) or 20 kHz
(CS5102A).
Both the CS5101A and CS5102A can be config-
ured to accept either unipolar or bipolar input
ranges, and data is output serially in either binary
or 2’s complement coding. The devices can be
configured in 3 different output modes, as well as
an internal, synchronous loopback mode. The
CS5101A and CS5102A prov ide co arse
charge/fine charge control, to allow accurate
tracking of high-slew signals.
THEORY OF OPERATION
The CS5101A and CS5102A implement the suc-
cessive approximation algorithm using a charge
redistribution architecture. Instead of the tradi-
tional resistor network, the DAC is an array of
binary-weighted capacitors. All capacitors in the
array share a common node at the comparator’s
input. As shown in Figure 1, their other terminals
are capable of being connected to AGND, VREF,
or AIN (1 or 2). When the device is not calibrat-
ing or converting, all capacitors are tied to AIN.
Switch S1 is closed and the charge on the array,
tracks the input signal.
When the conversion command is issued, switch
S1 opens. This traps the charge on the compara-
tor side of the capacitor array and creates a
floating node at the comparator’s input. The con-
version algorithm operates on this fixed charge,
and the signal at the analog input pin is ignored.
In effect, the entire DAC capacitor array serves
as analog memory during conversion much like a
hold capacitor in a sample/hold amplifier.
The conversion consists of manipulating the free
plates of the capacitor array to VREF and AGND
to form a capacitive divider. Since the charge at
the floating node remains fixed, the voltage at
that point depends on the proportion of capaci-
tance ti ed to VREF versus AGND. Th e
successive-approximation algorithm is used to
find the proportion of capacitance, which when
connected to the reference will drive the voltage
at the floating node to zero. That binary fraction
of capacitance represents the converter’s digital
output.
AIN
C
C/2
C/32,768
MSB
LSB
Bit 15
Bit 14
Bit 13
Bit 0
C
= C + C/2 + C/4 + C/8 + ... C/32,768
tot
Dummy
C/32,768
S1
C/4
Fine
VREF
AGND
Coarse
Fine
Coarse
Fine
+
-
+
-
+
-
+
-
Figure 1. Coarse Charge Input Buffers and Charge Redistribution DAC
CS5101A CS5102A
12
DS45F2
相關(guān)PDF資料
PDF描述
5962-9169102MXX 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28
5962-9169102M3A 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28
5962-9169201MXA 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28
5962-9169101MXA 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28
5962-9169102M3A 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9169301M2A 制造商:Texas Instruments 功能描述:-LIFETIME BUYS TIL 03/03
5962-9169701MMA 制造商:e2v Aerospace & Defense 功能描述:SMD MKD 87C51RC-16 PHI-JLCC
5962-9169701MUA 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
5962-9169702MUA 制造商:Rochester Electronics LLC 功能描述:- Bulk
5962-9172201MEA 制造商:e2v 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP 制造商:e2v technologies 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*