- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68798 > 5962-9559701MPX (ANALOG DEVICES INC) OP-AMP, CDIP8 PDF資料下載
參數(shù)資料
| 型號： | 5962-9559701MPX |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運(yùn)算放大器 |
| 英文描述： | OP-AMP, CDIP8 |
| 封裝： | CERDIP-8 |
| 文件頁數(shù)： | 10/23頁 |
| 文件大?。?/td> | 437K |
| 代理商： | 5962-9559701MPX |
REV. B
–18–
AD8036/AD8037
Clamping with an Offset
Some op amp circuits are required to operate with an offset
voltage. These are generally configured in the inverting mode
where the offset voltage can be summed in as one of the inputs.
Since AD8036/AD8037 clamping does not function in the in-
verting mode, it is not possible to clamp with this configuration.
Figure 10 shows a noninverting configuration of an AD8037
that provides clamping and also has an offset. The circuit shows
the AD8037 as a driver for an AD9002, an 8-bit, 125 MSPS
A/D converter and illustrates some of the considerations for us-
ing an AD8037 with offset and clamping.
The analog input range of the AD9002 is from ground to –2 V.
The input should not go more than 0.5 V outside this range in
order to prevent disruptions to the internal workings of the A/D
and to avoid drawing excess current. These requirements make
the AD8037 a prime candidate for signal conditioning.
When an offset is added to a noninverting op amp circuit, it is
fed in through a resistor to the inverting input. The result is that
the op amp must now operate at a closed-loop gain greater than
unity. For this circuit a gain of two was chosen which allows the
use of the AD8037. The feedback resistor, R2, is set at 301
for optimum performance of the AD8037 at a gain of two.
There is an interaction between the offset and the gain, so some
calculations must be performed to arrive at the proper values for
R1 and R3. For a gain of two the parallel combination of resis-
tors R1 and R3 must be equal to the feedback resistor R2. Thus
R1
× R3/R1 + R3 = R2 = 301
The reference used to provide the offset is the AD780 whose
output is 2.5 V. This must be divided down to provide the 1 V
offset desired. Thus
2.5 V
× R1/(R1 + R3) = 1 V
When the two equations are solved simultaneously we get R1 =
499
and R3 = 750 (using closest 1% resistor values in all
cases). This positive 1 V offset at the input translates to a –1 V
offset at the output.
The usable input signal swing of the AD9002 is 2 V p-p. This is
centered about the –1 V offset making the usable signal range
from 0 V to –2 V. It is desirable to clamp the input signal so that
it goes no more than 100 mV outside of this range in either di-
rection. Thus, the high clamping level should be set at +0.1 V
and the low clamping level should be set at –2.1 V as seen at the
input of the AD9002 (output of AD8037).
Because the clamping is done at the input stage of the AD8037,
the clamping level as seen at the output is affected by not only
the gain of the circuit as previously described, but also by the
offset. Thus, in order to obtain the desired clamp levels, VH
must be biased at +0.55 V while VL must be biased at –0.55 V.
The clamping levels as seen at the output can be calculated by
the following:
VCH = VOFF + G
× VH
VCL = VOFF + G
× VL
Where VOFF is the offset voltage that appears at the output.
The resistors used to generate the voltages for VH and VL should
be kept to a minimum in order to reduce errors due to clamp
bias current. This current is dependent on VH and VL (see TPC
59) and will create a voltage drop across whatever resistance is
in series with each clamp input. This extra error voltage is
multiplied by the closed-loop gain of the amplifier and can be
substantial, especially in high closed-loop gain configurations.
A 0.1
F bypass capacitor should be placed between input
clamp pins VH and VL and ground to ensure stable operation.
The 1N5712 Schottky diode is used for protection from forward
biasing the substrate diode in the AD9002 during power-up
transients.
Programmable Pulse Generator
The AD8036/AD8037’s clamp output can be set accurately and
has a well controlled flat level. This along with wide bandwidth
and high slew rate make them very well suited for programmable
level pulse generators.
Figure 11 is a schematic for a pulse generator that can directly
accept TTL generated timing signals for its input and generate
pulses at the output up to 24 V p-p with 2500 V/
s slew rate.
The output levels can be programmed to anywhere in the range
–12 V to +12 V.
100
–0.5V to +0.5V
–2V to 0V
CLAMPING
RANGE
–2.1V to +0.1V
2.5V
+5V
10F
–5.2V
1N5712
+5V
R2
301
–5V
100
VH
VL
VIN
0.1 F10 F
0.1 F
AD8037
0.1 F
10 F
R1
499
49.9
806
+5V
0.1 F
806
–5V
100
R3
750
0.1 F
AD780
49.9
AD9002
VIN = –2V TO 0V
SUBSTRATE
DIODE
0.1 F
Figure 10. Gain of Two, Noninverting with Offset AD8037 Driving an AD9002—8-Bit, 125 MSPS A/D Converter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9559801MRX | LOG OR ANTILOG AMPLIFIER, 250 MHz BAND WIDTH, CDIP20 |
| 5962-9560301QPA | DUAL OP-AMP, 500 uV OFFSET-MAX, 0.06 MHz BAND WIDTH, CDIP8 |
| 5962-9564001NXD | DUAL OP-AMP, 1500 uV OFFSET-MAX, PDSO8 |
| 5962-9564001Q2A | DUAL OP-AMP, 1750000 uV OFFSET-MAX, 0.21 MHz BAND WIDTH, CQCC20 |
| 5962-9564001QHA | DUAL OP-AMP, 1750000 uV OFFSET-MAX, 0.21 MHz BAND WIDTH, CDFP10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9559801MRA | 功能描述:對數(shù)放大器 DESC 250MHZ DEMODULATING LOGAMP RoHS:否 制造商:Texas Instruments 通道數(shù)量:3 帶寬:3 dB 共模抑制比（最小值）: 輸入補(bǔ)償電壓:+/- 7 mV 輸入電壓范圍（最大值）:5.5 V 工作電源電壓:4.5 V to 5.5 V 電源電流:+/- 15 mA 工作溫度范圍:- 40 C to +85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-16 封裝:Reel |
| 5962-9560001M9A | 制造商:White Electronic Designs 功能描述:512K X 8 SRAM MONOLITHIC, 5V, 45NS, 32 FLATPACK, TINNED LEAD - Bulk |
| 5962-9560001MMA | 制造商:Micross Components, Inc. 功能描述:SRAM, 4MB - Trays 制造商:White Electronic Designs 功能描述:512K X 8 SRAM MONOLITHIC, 5V, 45NS, 36 CSOJ, TINNED LEADS, S - Bulk |
| 5962-9560001MTA | 制造商:White Electronic Designs 功能描述:512K X 8 SRAM MONOLITHIC, 5V, 45NS, 36 FLATPACK, TINNED LEAD - Bulk |
| 5962-9560001MUA | 制造商:White Electronic Designs 功能描述:512K X 8 SRAM MONOLITHIC, 5V, 45NS, 32 CSOJ, TINNED LEADS, S - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。