參數(shù)資料
型號: 5962-9689401QRA
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
封裝: CERAMIC, DIP-20
文件頁數(shù): 2/29頁
文件大?。?/td> 804K
代理商: 5962-9689401QRA
TLV1543C, TLV1543I, TLV1543M
3.3V 10BIT ANALOGTODIGITAL CONVERTERS
WITH SERIAL CONTROL AND 11 ANALOG INPUTS
SLAS072E DECEMBER 1992 REVISED JANUARY 2004
10
WWW.TI.COM
operating characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 3 V to 5.5 V, I/O CLOCK frequency = 1.1 MHz for the TLV1543C, and TLV1543I
VCC = Vref+ = 3 V to 3.6 V, I/O CLOCK frequency = 2.1 MHz for the TLV1543M
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Linearity error (see Note 6)
±1
LSB
Zero error (see Note 7)
±1
LSB
Full-scale error (see Note 7)
±1
LSB
Total unadjusted error (see Note 8)
±1
LSB
ADDRESS = 1011
512
Self-test output code (see Table 3 and Note 9)
ADDRESS = 1100
0
Self-test output code (see Table 3 and Note 9)
ADDRESS = 1101
1023
tc(1)
Conversion time
See Figures 9 14
21
s
tc(2)
Total cycle time (access, sample, and conversion)
See Figures 9 14
and Note 10
21
+10 I/O
CLOCK
periods
s
t(acq)
Channel acquisition time (sample)
See Figures 9 14
and Note 10
6
I/O
CLOCK
periods
tv
Valid time, DATA OUT remains valid after I/O CLOCK
See Figure 6
10
ns
td(I/O-DATA)
Delay time, I/O CLOCK
↓ to DATA OUT valid
See Figure 6
240
ns
td(I/O-EOC)
Delay time, tenth I/O CLOCK
↓ to EOC↓
See Figure 7
70
240
ns
td(EOC-DATA) Delay time, EOC↑ to DATA OUT (MSB)
See Figure 8
100
ns
tPZH, tPZL
Enable time, CS
↓ to DATA OUT (MSB driven)
See Figure 3
1.3
s
tPHZ, tPLZ
Disable time, CS
↑ to DATA OUT (high impedance)
See Figure 3
150
ns
tr(EOC)
Rise time, EOC
See Figure 8
300
ns
tf(EOC)
Fall time, EOC
See Figure 7
300
ns
tr(bus)
Rise time, data bus
See Figure 6
300
ns
tf(bus)
Fall time, data bus
See Figure 6
300
ns
td(I/O-CS)
Delay time, tenth I/O CLOCK
↓ to CS↓ to abort conversion
(see Note 11)
9
s
All typical values are at TA = 25°C.
NOTES:
6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the
difference between 1111111111 and the converted output for full-scale input voltage.
8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
9. Both the input address and the output codes are expressed in positive logic.
10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6).
11. Any transitions of CS are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock
(1.425
s) after the transition.
相關(guān)PDF資料
PDF描述
5962-9689401Q2A 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLV1543CFNR 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC20
TLV1543CDWR 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLV1543MFKB 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLV1543MJB 11-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9690101HXC 制造商:Microsemi Corporation 功能描述:512K X 16 MIXED MODULE, 5V, 70NS SRAM, 120NS FLASH, 66 PGA 1 - Bulk
5962-9690201HMC 制造商:Microsemi Corporation 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 CSOJ, SMD - Bulk 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 CSOJ, SMD - Bulk
5962-9690201HNC 制造商:Microsemi Corporation 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 FLATPACK, SMD - Bulk 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 35NS, 44 FLATPACK, SMD - Bulk
5962-9690202HMC 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 25NS, 44 CSOJ, SMD - Bulk
5962-9690202HNC 制造商:White Electronic Designs 功能描述:256K X 16 SRAM MONOLITHIC, 5V, 25NS, 44 FLATPACK, SMD - Bulk