- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298413 > 5962-9960702QXA 512K X 8 STANDARD SRAM, 25 ns, CDFP36 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9960702QXA |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 25 ns, CDFP36 |
| 封裝： | BOTTOM BRAZED, SHIELDED, DFP-36 |
| 文件頁(yè)數(shù)： | 9/15頁(yè) |
| 文件大?。?/td> | 121K |
| 代理商： | 5962-9960702QXA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
3
WRITE CYCLE
A combination of W less than V
IL(max) and E less than
VIL(max) defines a write cycle. The state of G is a “don’t care”
for a write cycle. The outputs are placed in the high-impedance
state when either G is greater than V
IH(min), or when W is less
than VIL(max).
Write Cycle 1, the Write Enable - Controlled Access in figure
4a, is defined by a write terminated by W going high, with E
still active. The write pulse width is defined by t
WLWH when the
write is initiated by W, and by t ETWH when the write is initiated
by E. Unless the outputs have been previously placed in the high-
impedance state byG, the user must wait t WLQZ before applying
data to the nine bidirectional pins DQ(7:0) to avoid bus
contention.
Write Cycle 2, the Chip Enable - Controlled Access in figure
4b, is defined by a write terminated by the latter of E going
inactive. The write pulse width is defined by t
WLEF when the
write is initiated by W, and by tETEF when the write is initiated
by the E going active. For the W initiated write, unless the
outputs have been previously placed in the high-impedance state
by G, the user must wait t WLQZ before applying data to the eight
bidirectional pins DQ(7:0) to avoid bus contention.
TYPICAL RADIATION HARDNESS
Table 2. Typical Radiation Hardness
Design Specifications1
Notes:
1. The SRAM will not latchup during radiation exposure under recommended
operating conditions.
2. 90% worst case particle environment, Geosynchronous orbit, 100 m ils of
Aluminum.
Total Dose
50
krad(Si) nominal
Heavy Ion
Error Rate2
<1E-8
Errors/Bit-Day
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962D0153301QXX | 512K X 32 MULTI DEVICE SRAM MODULE, 35 ns, QMA68 |
| 5962F0151601VYA | 8K X 8 OTPROM, 55 ns, CDFP28 |
| 5962F0323601QXX | 128K X 32 STANDARD SRAM, 15 ns, CQFP68 |
| 5962F9565802VCC | ACT SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14 |
| ACTS10HMSR | ACT SERIES, TRIPLE 3-INPUT NAND GATE, UUC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9960801HUA | 制造商:International Rectifier 功能描述:Module DC-DC 1-OUT 5V 16A 80W 12-Pin AFL 制造商:International Rectifier 功能描述:DC TO DC CONVERTER 120 TO 5VDC 80W - Rail/Tube |
| 5962-9960901HZC | 制造商:International Rectifier 功能描述:MICROCIRCUIT, HYBRID, |
| 5962-9961001HXA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 12 Bit105 MSPS MCM RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| 5962-9961002HXA | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel 68-Pin CLCC 制造商:Analog Devices 功能描述:ADC DUAL PIPELINED 105MSPS 12-BIT PARALLEL 68CLCC - Bulk 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC Dual 12 Bit 105 MSPS A/D Converter MCM 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC Dual 12 Bit105 MSPS MCM 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| 5962-9961502QYA | 制造商:e2v Aerospace & Defense 功能描述:Trans JFET N-CH 3-Pin TO-206AA 制造商:e2v Aerospace & Defense 功能描述:MEMORY, 64K X 9 CASCADABLE FIFO, 15 NS ACCESS TIME |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。