- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67345 > 5962-9961001HXX (ANALOG DEVICES INC) DUAL 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9961001HXX |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | DUAL 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, LCC-68 |
| 文件頁(yè)數(shù)： | 2/17頁(yè) |
| 文件大?。?/td> | 1699K |
| 代理商： | 5962-9961001HXX |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
REV. 0
AD10200
–10–
APPLICATION NOTES
Theory of Operation
The AD10200 is a high-dynamic range dual 12-bit, 105 MHz
subrange pipeline converter that uses switched capacitor
architecture. The analog input section uses AINA2/AINB2 at
2.048 V p-p with an input impedance of 50
. The analog input
includes an ac-coupled wide-band 1:1 transformer, which provides
high-dynamic range and SNR while maintaining VSWR and
gain flatness. The ADC includes a high-bandwidth linear track/
hold that gives excellent spurious performance up to and beyond
the Nyquist rate. The high-bandwidth track/hold has a low jitter
of 0.25 ps rms, leading to excellent SNR and SFDR performance.
AC-coupled differential PECL/ECL encode inputs are recom-
mended for optimum performance.
USING THE AD10200
ENCODE Input
Any high speed A/D converter is extremely sensitive to the quality
of the sampling clock provided by the user. A track/hold circuit
is essentially a mixer, and any noise, distortion, or timing jitter
on the clock will be combined with the desired signal at the A/D
output. For that reason, considerable care has been taken in the
design of the ENCODE input of the AD10200, and the user is
advised to give commensurate thought to the clock source. The
ENCODE input are fully TTL/CMOS compatible. For opti-
mum performance, the AD10200 must be clocked differentially.
Note that the ENCODE inputs cannot be driven directly from
PECL level signals (VIHD is 3.5 V max). PECL level signals can
easily be accommodated by ac coupling as shown in Figure 6.
Good performance is obtained using an MC10EL16 in the
circuit to drive the encode inputs.
GND
510
0.1 F
PECL
GATE
ENCODE
AD10200
Figure 6. AC Coupling to ENCODE Inputs
ENCODE Voltage Level Definition
The voltage level definitions for driving ENCODE and
ENCODE
in differential mode are shown in Figure 7.
ENCODE Inputs
Differential Signal Amplitude (VID)
500 mV min,
750 mV nom
High Differential Input Voltage (VIHD)
3.5 V max
Low Differential Input Voltage (VILD)
0 V max
Common-Mode Input (VICN)
1.25 V min, 1.6 V nom
ENCODE
0.1 F
VIHS
VILS
ENCODE
VID
VIHD
VILD
VICM
Figure 7. Differential Input Levels
Often, the cleanest clock source is a crystal oscillator producing
a pure sine wave. In this configuration, or with any roughly
symmetrical clock input, the input can be ac-coupled and biased
to a reference voltage that also provides the ENCODE. This
ensures that the reference voltage is centered on the encode signal.
Digital Outputs
The digital outputs are TTL/CMOS-compatible and a separate
output power supply pin supports interfacing with 3.3 V logic.
Analog Input
The analog input is a single ended ac-coupled high performance
1:1 transformer with an input impedance of 50
to 105 MHz.
The nominal full scale input is 2.048 V p-p.
Special care was taken in the design of the analog input section
of the AD10200 to prevent damage and corruption of data when
the input is overdriven.
Voltage Reference
A stable and accurate 2.5 V voltage reference is designed into
the AD10200 (VREFOUT). An external voltage reference is
not required.
Timing
The AD10200 provides latched data outputs, with 10 pipeline
delays. Data outputs are available one propagation delay (tPD)
after the rising edge of the encode command (see Figure 1). The
length of the output data lines and loads placed on them should
be minimized to reduce transients within the AD10200; these
transients can detract from the converter's dynamic performance.
The minimum guaranteed conversion rate of the AD10200 is
10 MSPS. At internal clock rates below 10 MSPS, dynamic
performance may degrade. Therefore, input clock rates below
10 MHz should be avoided.
GROUNDING AND DECOUPLING
Analog and Digital Grounding
Proper grounding is essential in any high speed, high resolution
system. Multilayer printed circuit boards (PCBs) are recom-
mended to provide optimal grounding and power schemes. The
use of ground and power planes offers distinct advantages:
1. The minimization of the loop area encompassed by a signal
and its return path.
2. The minimization of the impedance associated with ground
3. The inherent distributed capacitor formed by the power
plane, PCB insulation and ground plane.
These characteristics result in both a reduction of electromagnetic
interference (EMI) and an overall improvement in performance.
It is important to design a layout that prevents noise from cou-
pling to the input signal. Digital signals should not be run in
parallel with input signal traces and should be routed away from
the input circuitry. The PCB should have a ground plane covering
all unused portions of the component side of the board to pro-
vide a low impedance path and manage the power and ground
currents. The ground plane should be removed from the area
near the input pins to reduce stray capacitance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9961002HXX | DUAL 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 5962-9961601HXX | DUAL 3-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 5962-9962001Q2A | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, CQCC20 |
| 5962-9962001VPA | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, CDIP8 |
| 5962-9962001QPA | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, CDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9961002HXA | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 12-bit Parallel 68-Pin CLCC 制造商:Analog Devices 功能描述:ADC DUAL PIPELINED 105MSPS 12-BIT PARALLEL 68CLCC - Bulk 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC Dual 12 Bit 105 MSPS A/D Converter MCM 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC Dual 12 Bit105 MSPS MCM 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| 5962-9961502QYA | 制造商:e2v Aerospace & Defense 功能描述:Trans JFET N-CH 3-Pin TO-206AA 制造商:e2v Aerospace & Defense 功能描述:MEMORY, 64K X 9 CASCADABLE FIFO, 15 NS ACCESS TIME |
| 5962-9961601HXA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14 Bit 65 MSPS MCM RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| 5962-9962001Q2A | 制造商:Texas Instruments 功能描述:V-Ref Adjustable 2.5V to 36V 100mA 20-Pin LCCC Tube 制造商:Texas Instruments 功能描述:V-REF ADJUSTABLE 2.5V TO 36V 100MA 20LCCC - Rail/Tube |
| 5962-9962001QPA | 制造商:Texas Instruments 功能描述:V-Ref Adjustable 2.5V to 36V 100mA 8-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:V-REF ADJUSTABLE 2.5V TO 36V 100MA 8CDIP - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。