- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67348 > 5962R1023301QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R1023301QXC |
| 元件分類： | 多路復(fù)用及模擬開關(guān) |
| 英文描述： | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 封裝： | CERAMIC, DFP-28 |
| 文件頁數(shù)： | 4/23頁 |
| 文件大?。?/td> | 474K |
| 代理商： | 5962R1023301QXC |
12
TIMING CHARACTERISTICS (UT16MX111)1,2
(AVDD=5.0V + 0.5V; -55C < TC < +125C)
Notes:
1. For devices procured with a total ionizing dose tolerance guarantee, the post-irradiation performance is guaranteed at 25oC per MIL-STD-883 Method 1019,
ConditionA up to the maximum TID level procured (see ordering information)
2. Continuous operation with low load resistance is not recommended. (See Figure 11)
SYMBOL
PARAMETER
CONDITION
MIN
TYP
MAX
UNIT
tPROP_S
Propagation delay of analog input
(S[x]) to analog output (COM).
RT = 50
CL = 50pF
25
ns
tPROP_D
Propagation delay of any changes
in the digital inputs (A[3:0], CS,
PLATCH, SS) affecting the analog
output (COM).
RT = 50
CL = 50pF
See Figures 6 & 12.
25
140
ns
tMUX
Mux decoding time
RT = 50
CL = 50pF
See Figures 6 & 12.
50
ns
tBBM
Break-Before-Make-Delay
RT = 50
CL = 50pF
See Figures 6 & 12.
15
90
ns
tPZLH
Output enable time from HiZ to
Low or High once RESET is
pulled low.
RT = 50
CL = 50pF
See Figures 9 & 12.
90
ns
tPLHZ
Output disable time from Low or
High to HiZ once RESET is pulled
high.
RT = 50
CL = 50pF
See Figures 9 & 12.
55
ns
tLSU
The minimum amount of time that
the addresses should be set before
the rising edge of PLATCH.
See Figure 6.
5.0
ns
tLHD
The minimum amount of time that
the addresses should be held after
the rising edge of PLATCH.
See Figure 6.
10
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R1023305VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962R1023602VXC | 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28 |
| 5962R1023601VXC | 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28 |
| 5962R1023605QXC | 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28 |
| 5962R1023602QXC | 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R1120301VXA | |
| 5962R1122201VZA | 制造商:Texas Instruments 功能描述:OP Amp Single GP ±18V 10-Pin CLGA Tray 制造商:Texas Instruments 功能描述:LOW OFFSET, LOW DRIFT JFET INPUT OPERATI - Rail/Tube |
| 5962R1123901VHA | |
| 5962R1223301VXA | |
| 5962R1320501VXA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。