- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67348 > 5962R1023304QXC 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962R1023304QXC |
| 元件分類： | 多路復(fù)用及模擬開關(guān) |
| 英文描述： | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 封裝： | CERAMIC, DFP-28 |
| 文件頁數(shù)： | 5/23頁 |
| 文件大小： | 474K |
| 代理商： | 5962R1023304QXC |
13
TIMING CHARACTERISTICS (UT16MX112)1,2
(AVDD=5.0V + 0.5V; -55C < TC < +125C)
SYMBOL
PARAMETER
CONDITION
MIN
TYP
MAX
UNIT
tPROP_S
Propagation delay of analog input
(S[x]) to analog output (COM).
RT = 50
CL = 50pF
25
ns
tPROP_D
Propagation delay of any changes
in the digital inputs (A[3:0], CS,
PLATCH, SS) affecting the analog
output (COM).
RT = 50
CL = 50pF
See Figures 7 & 12.
25
140
ns
tMUX
Mux decoding time
RT = 50
CL = 50pF
See Figures 7 & 12.
50
ns
tBBM
Break-Before-Make-Delay
RT = 50
CL = 50pF
See Figures 7 & 12.
15
90
ns
tPZLH
Output enable time from HiZ to
Low or High once RESET is
pulled low.
RT = 50
CL = 50pF
See Figures 7 & 12.
90
ns
tPLHZ
Output disable time from Low or
High to HiZ once RESET is pulled
high.
RT = 50
CL = 50pF
See Figures 7 & 12.
55
ns
fSCLK
SCLK frequency
See Figure 7.
2.0
MHz
tH
SCLK high time
See Figure 7.
190
ns
tL
SCLK low time
See Figure 7.
190
ns
tSSU
First SCLK setup time (for
shifting window)
See Figure 7.
5.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R1023306VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023302VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023301QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023302QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023301VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R1120301VXA | |
| 5962R1122201VZA | 制造商:Texas Instruments 功能描述:OP Amp Single GP ±18V 10-Pin CLGA Tray 制造商:Texas Instruments 功能描述:LOW OFFSET, LOW DRIFT JFET INPUT OPERATI - Rail/Tube |
| 5962R1123901VHA | |
| 5962R1223301VXA | |
| 5962R1320501VXA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。