參數(shù)資料
型號(hào)： 5962R1023604QXC
元件分類(lèi)： 多路復(fù)用及模擬開(kāi)關(guān)
英文描述： 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28
封裝： CERAMIC, FLATPACK-28
文件頁(yè)數(shù)： 5/22頁(yè)
文件大?。?/td> 176K
代理商： 5962R1023604QXC
13
DIGITAL TIMING CHARACTERISTICS (UT16MX115)1
(VDD=3.3V; -55°C < TC < +125°C); Unless otherwise noted, Tc is per the temperature range ordered.
SYMBOL
PARAMETER
CONDITION
MIN
TYP
MAX
UNIT
Serial Interface (UT16MX115)
AVDD
AVSS
tPROP_S
Propagation delay of analog input
(S[15:0] to analog output (COM).2,3
RL=500 Ohm
CL=50pF
5.0
0V
31
ns
tPROP_D
Propagation delay of digital input
(A[3:0], CS, PLATCH, SS) to analog
output (COM).
RL=1k Ohm
CL=50pF
See Figure 6.
5.0
0V
31
135
ns
tMUX
Mux decoding time.
RL=1k Ohm
CL=50pF
See Figure 6.
5.0
0V
13
50
ns
tBBM
Break-Before-Make-Delay
RL=1k Ohm
CL=50pF
See Figure 6.
5.0
0V
21
86
ns
tPZLH
Output enable time from HiZ to Low or
High once RESET is pulled low.
RL=1k Ohm
CL=50pF
See Figure 8.
5.0
0V
90
ns
tPLHZ
Output disable time from Low or High
to HiZ once RESET is pulled high.
RL=1k Ohm
CL=50pF
See Figure 8.
5.0
0V
50
ns
fSCLK
SCLK frequency
See Figure 6.
2
MHz
tH
SCLK high time
See Figure 6.
190
ns
tL
SCLK low time
See Figure 6.
190
ns
tSSU
First SCLK setup time (for shifting
window)
See Figure 6.
5
ns
tSSH
Last SCLK hold time (for shifting
window)
See Figure 6.
10
ns
tSU
The minimum amount of time that the
Data In (MOSI) should be set before the
rising edge of SCLK.
See Figure 6.
3
ns
tHD
The minimum amount of time that the
Data In (MOSI) should be held after the
falling edge of SCLK.
See Figure 6.
5
ns
tDO
Data Out (MISO) valid (after falling
edge of SLCK)
See Figure 6.
22
ns
相關(guān)PDF資料
PDF描述
5962R1023606QXC 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28
5962R1023605VXC 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28
5962R1023606VXC 16-CHANNEL, DIFFERENTIAL MULTIPLEXER, CDFP28
5962R1121302V9A 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, UUC
5962R1121305V9A 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, UUC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R1120301VXA
5962R1122201VZA 制造商:Texas Instruments 功能描述:OP Amp Single GP ±18V 10-Pin CLGA Tray 制造商:Texas Instruments 功能描述:LOW OFFSET, LOW DRIFT JFET INPUT OPERATI - Rail/Tube
5962R1123901VHA
5962R1223301VXA
5962R1320501VXA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*