參數(shù)資料
型號: 5962R1121301VXC
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
封裝: ROHS COMPLIANT, CERAMIC, FLAT PACK-8
文件頁數(shù): 4/15頁
文件大小: 1068K
代理商: 5962R1121301VXC
ISL705ARH, ISL705BRH, ISL705CRH, ISL706ARH, ISL706BRH, ISL706CRH
12
FN7662.0
September 15, 2011
Adding Hysteresis to the PFI Comparator
The PFI comparator has no built in hysteresis, however the
designer may add hysteresis by connecting a resistor from the
PFO pin to the PFI pin, essentially adding positive feedback to the
comparator (see Figure 20).
The following procedure allows the system designer to calculate
the components based on the requirements and on given data,
such as supply rail voltages, hysteresis band voltage (VHB), and
reference voltage (VPFI).
The comparator only has two states of operation. When it is low,
the current through R3 is IR3 = VPFI/R3. When the output is high,
IR3 = (VDD - VPFI)/R3. The feedback current needs to be very
small so it does not induce oscillations; 200nA is a good starting
point. Now two values of R3 can be calculated with VDD = 5V and
VPFI = 1.25V; R3 = 6.25M or 11.25M, select the lowest value
of the two.
With R3 selected as 6.2M (closest standard 1% resistor), R1
can be calculated as:
with VHB selected at 100mV. The closest standard value for R1 is
124k. Then next step is select the rising trip voltage (VTR) such
that:
The rising threshold voltage is selected at 3.0V and R2 is
calculated by Equation 7.
Plugging in all the variables R2 in this example is 90.9k again
this is choosing the closest 1% resistor. The final step is verify the
trip voltages.
The rising voltage, VTR is calculated as 2.98V and the falling
voltage VTF is calculated as 2.88V so 100mV hysteresis is
achieved.
An additional item to consider is that the output voltage is equal
to VDD, however according to the “Electrical Specifications” on
page 6, the output of the PFI comparator is guaranteed to be at
least (VDD-1.5) volts. When you take this worst case into account,
the hysteresis can be as low at 70mV.
Special Application Considerations
Using good decoupling practices will prevent transients (i.e., due
to switching noises and short duration droops in the supply
voltage) from causing unwanted resets and reduce the power-fail
circuit’s sensitivity to high-frequency noise on the line being
monitored.
When the WDI input is left unconnected, it is recommended to
place a 10F capacitor to ground to reduce single event
transients from arising in the WDO pin.
As described in the “Electrical Specifications” Table on page 7,
there is a delay on the PFO pin whenever PFI crosses the
threshold. This delay is due to internal filters on the PFI
comparator circuitry which were added to mitigate single event
transients. If the PFI input transitions below or above the
threshold and the duration of the transition is less than the delay,
the PFO pin will not change states.
FIGURE 20. POSITIVE FEEDBACK FOR HYSTERISIS
RPULL
VPULL
ISINK
----------------
=
(EQ. 4)
ISL705ARH
RST
PFO
PFI
R1
R2
VDD
R3
R1
R3
VHB
VDD
-----------
124kohms
=
(EQ. 5)
VTR VPFI 1
VHB
VDD
-----------
+
>
(EQ. 6)
R2
1
VTR
VPFI R1
×
()
------------------------------
1
R1
-------
1
R3
-------
=
(EQ. 7)
VTR
VPFI
() R1
×
1
R1
-------
1
R2
-------
1
R3
-------
++
=
(EQ. 8)
VTF
VTR
R1 VDD
×
R3
--------------------------
=
(EQ. 9)
相關(guān)PDF資料
PDF描述
5962R1121302QXC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
5962R1121305VXC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
5962R1121304VXC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
5962R1121302VXC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
5962R1121305QXC 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, CDFP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R1122201VZA 制造商:Texas Instruments 功能描述:OP Amp Single GP ±18V 10-Pin CLGA Tray 制造商:Texas Instruments 功能描述:LOW OFFSET, LOW DRIFT JFET INPUT OPERATI - Rail/Tube
5962R1123901VHA
5962R1223301VXA
5962R1320501VXA
5962R1420501VXA