參數(shù)資料
型號(hào)： 5V80001PGGW3
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： XO, clock
英文描述： OTHER CLOCK GENERATOR, PDSO20
封裝： 4.40 MM, ROHS COMPLIANT, TSSOP-20
文件頁(yè)數(shù)： 2/15頁(yè)
文件大?。?/td> 294K
代理商： 5V80001PGGW3
IDT5V80001
MOST CLOCK INTERFACE
SYNTHESIZERS
IDT MOST CLOCK INTERFACE
10
IDT5V80001
REV S 083109
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature -40 to +85
° C
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Crystal Frequency
FIN
21.504
MHz
Output Frequency Error
Due to frequency synthesis
0
ppm
Output Clock Duty Cycle
D
Figures 6 and 7
45
50
55
%
Output Rise Time
tR
S1=0, S0=0 (See Fig. 1)
5.0
ns
S1=0, S0=1 (See Fig. 1)
4.6
S1=1, S0=0 (See Fig. 1)
2.5
S1=1, S0=1 (See Fig. 1)
2.3
Output Fall Time
tF
S1=0, S0=0 (See Fig. 1)
5.0
ns
S1=0, S0=1 (See Fig. 1)
4.6
S1=1, S0=0 (See Fig. 1)
2.5
S1=1, S0=1 (See Fig. 1)
2.3
Output Pulse Width Variation
(FOT_OUT)
tPWV
S1=0, S0=0 (See Fig. 2)
21.2
23.1
ns
S1=0, S0=1 (See Fig. 2)
19.5
21.2
S1=1, S0=0 (See Fig. 2)
10.6
11.5
S1=1, S0=1 (See Fig. 2)
9.8
10.6
Average Output Pulse Width Distortion
(FOT_OUT)
tAPWD
S1=0, S0=0 (See Fig. 2)
-500
+500
ps
S1=0, S0=1 (See Fig. 2)
-460
+460
S1=1, S0=0 (See Fig. 2)
-250
+250
S1=1, S0=1 (See Fig. 2)
-230
+230
One-Sigma Data dependent Jitter (RCLK)
tDDJ
S1=0, S0=0 (See Fig. 3)
0
220
ps
S1=0, S0=1 (See Fig. 3)
0
200
S1=1, S0=0 (See Fig. 3)
0
110
S1=1, S0=1 (See Fig. 3)
0
100
One-Sigma Uncorrelated Jitter (RCLK)
tUJ
S1=0, S0=0 (See Fig. 4)
0
95
ps
S1=0, S0=1 (See Fig. 4)
0
90
S1=1, S0=0 (See Fig. 4)
0
45
S1=1, S0=1 (See Fig. 4)
0
45
Power-up Time
tCLOCK
PLL lock-time from 90% VDD
to RCLK = MCLK, (see Fig. 8)
200
s
tDLOCK
PLL lock-time from beginning
of FOT_IN input to stable
RCLK output, (see Fig. 8)
400
s
Propagation Delay (FOT_IN to FOT_OUT)
tPD
(see Fig. 9)
3
4
5
ns
Propagation Delay (FOT_IN to RCLK)
tCDR
(see Fig. 10)
TBD
ns
Skew, recovered clock to retimed input
tSK
(see Fig. 10)
-250
0
+250
ps
One-Sigma Clock Period Jitter
MCLK
0
50
ps
相關(guān)PDF資料
PDF描述
5V80001PGGI 98.304 MHz, OTHER CLOCK GENERATOR, PDSO20
6-1460821-1 MALE-MALE, RF STRAIGHT ADAPTER, PLUG-PLUG
6-1460821-2 MALE-FEMALE, RF STRAIGHT ADAPTER, PLUG-JACK
6-1460821-3 MALE-FEMALE, RF STRAIGHT ADAPTER, PLUG-JACK
6-1460821-4 FEMALE-FEMALE, RF STRAIGHT ADAPTER, JACK-JACK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5V80013NLGI 功能描述:IC CLK GENERATION CHIP 20-TSSOP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:100
5V80013NLGI8 功能描述:IC CLK GENERATION CHIP 20-TSSOP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:2,500
5V80014NLGI 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 MEMS CLOCK GENERATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
5V80014NLGI8 制造商:Integrated Device Technology Inc 功能描述:MEMS CLOCK GENERATOR 制造商:Integrated Device Technology Inc 功能描述:16 QFN (GREEN) - Tape and Reel
5V80015NLGI 功能描述:IC CLK GENERATION CHIP 16QFN 制造商:idt, integrated device technology inc 系列:- 包裝:管件 零件狀態(tài):過(guò)期 類型:* PLL:是 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大值:- 分頻器/倍頻器:無(wú)/無(wú) 電壓 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤 供應(yīng)商器件封裝:16-QFN（3x3） 標(biāo)準(zhǔn)包裝:100
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*