MC68HC912DG128 — Rev 3.0
Technical Data
MOTOROLA
List of Figures
15
Technical Data — MC68HC912DG128
List of Figures
Figure
Title
Page
2-1
3-1
3-2
3-3
3-4
3-5
5-1
5-2
6-1
7-1
7-2
10-1
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
12-1
12-2
12-3
13-1
13-2
13-3
13-4
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
MC68HC912DG128 Pin Assignments in 112-pin QFP. . . . . . .38
112-pin QFP Mechanical Dimensions (case no987) . . . . . . . .39
PLL Loop FIlter Connections . . . . . . . . . . . . . . . . . . . . . . . . . .41
Common Crystal Connections . . . . . . . . . . . . . . . . . . . . . . . . .43
External Oscillator Connections . . . . . . . . . . . . . . . . . . . . . . . .43
Memory Map after reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .93
Memory Paging. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94
Access Type vsBus Control Pins . . . . . . . . . . . . . . . . . . . . . . .96
Program Sequence Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . .119
Erase Sequence Flow. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .121
STOP Key Wake-up Filter . . . . . . . . . . . . . . . . . . . . . . . . . . .153
Internal Clock Relationships. . . . . . . . . . . . . . . . . . . . . . . . . .157
PLL Functional Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . .158
Clock Loss during Normal Operation . . . . . . . . . . . . . . . . . . .162
No Clock at Power-On Reset . . . . . . . . . . . . . . . . . . . . . . . . .164
STOP Exit and Fast STOP Recovery. . . . . . . . . . . . . . . . . . .167
Clock Generation Chain . . . . . . . . . . . . . . . . . . . . . . . . . . . . .180
Clock Chain for SCI0, SCI1, RTI, COP. . . . . . . . . . . . . . . . . .181
Clock Chain for ECT. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .182
Clock Chain for MSCAN, SPI, ATD0, ATD1 and BDM. . . . . .183
Block Diagram of PWM Left-Aligned Output Channel . . . . . .192
Block Diagram of PWM Center-Aligned Output Channel . . . .193
PWM Clock Sources. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .194
Timer Block Diagram in Latch Mode. . . . . . . . . . . . . . . . . . . .209
Timer Block Diagram in Queue Mode. . . . . . . . . . . . . . . . . . .210
8-Bit Pulse Accumulators Block Diagram. . . . . . . . . . . . . . . .211
16-Bit Pulse Accumulators Block Diagram. . . . . . . . . . . . . . .212
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.