- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382812 > 73K222AL-IH (TDK Corporation) V.22, V.21, Bell 212A, 103 Single-Chip Modem PDF資料下載
參數(shù)資料
| 型號： | 73K222AL-IH |
| 廠商： | TDK Corporation |
| 英文描述： | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 中文描述： | .22，.21，貝爾212A章，103單芯片調(diào)制解調(diào)器 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 160K |
| 代理商： | 73K222AL-IH |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
73K222AL
V.22, V.21, Bell 212A, 103
Single-Chip Modem
5
PARALLEL MICROPROCESSOR INTERFACE
(continued)
NAME
28-PIN
TYPE
DESCRIPTION
WR
13
I
Write. A low on this informs the 73K222AL that data is available on
AD0-AD7 for writing into an internal register. Data is latched on the
rising edge of
WR
. No data is written unless both
WR
and the latched
CS
are low.
SERIAL MICROPROCESSOR INTERFACE
A0-A2
-
I
Register Address Selection. These lines carry register addresses and
should be valid during any read or write operation.
DATA
-
I/O
Serial Control Data. Data for a read/write operation is clocked in or out
on the falling edge of the EXCLK pin. The direction of data flow is
controlled by the
RD
pin.
RD
low outputs data.
RD
high inputs data.
RD
-
I
Read. A low on this input informs the 73K222AL that data or status
information is being read by the processor. The falling edge of the
RD
signal will initiate a read from the addressed register. The
RD
signal
must continue for eight falling edges of EXCLK in order to read all eight
bits of the referenced register. Read data is provided LSB first. Data
will not be output unless the
RD
signal is active.
WR
-
I
Write. A low on this input informs the 73K222AL that data or status
information has been shifted in through the DATA pin and is available
for writing to an internal register. The normal procedure for a write is to
shift in data LSB first on the DATA pin for eight consecutive falling
edges of EXCLK and then to pulse
WR
low. Data is written on the
rising edge of
WR
.
NOTE: The serial control mode is provided by tying ALE high and
CS
low. In this configuration AD7 becomes
DATA and AD0, AD1 and AD2 become the address only. See timing diagrams on page 20.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73K222AL-IP | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 73K222AU | Single-Chip Modem Modem with UART |
| 73K222AU-IH | Single-Chip Modem Modem with UART |
| 73K222AU-IP | Single-Chip Modem Modem with UART |
| 73K222BL | V.22, V.21, Bell 212A,Bell 103 Single-Chip Modem with Integrated Hybrid(V.22, V.21, Bell 212A,Bell 103,帶混合電路的單片Modem) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73K222AL-IH/F | 功能描述:電信集成電路 Single Chip Modem /103 Modem Data Pump RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| 73K222AL-IHR/F | 功能描述:電信集成電路 Single Chip Modem /103 Modem Data Pump RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| 73K222AL-IP | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 73K222ASL-IP | 制造商:SSI 功能描述:1.2 kbps DATA, MODEM, PDIP22 |
| 73K222AU | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:Single-Chip Modem Modem with UART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。