- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8510 > 74AHCT273PW,112 (NXP Semiconductors)IC OCT D FF POS-EDG TRIG 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | 74AHCT273PW,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 13/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OCT D FF POS-EDG TRIG 20TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 系列： | 74AHCT |
| 功能： | 主復(fù)位 |
| 類型： | D 型總線 |
| 輸出類型： | 非反相 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 8 |
| 頻率 - 時鐘： | 50MHz |
| 延遲時間 - 傳輸： | 5.8ns |
| 觸發(fā)器類型： | 正邊沿 |
| 輸出電流高，低： | 8mA，8mA |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 包裝： | 管件 |
| 其它名稱： | 74AHCT273PW 74AHCT273PW-ND 935263591112 |
74AHC_AHCT273_3
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 — 13 May 2008
9 of 18
NXP Semiconductors
74AHC273; 74AHCT273
Octal D-type ip-op with reset; positive-edge trigger
[1]
Typical values are measured at nominal supply voltage (VCC = 3.3 V and VCC = 5.0 V).
[2]
tpd is the same as tPLH and tPHL.
[3]
tpd is the same as tPHL only.
[4]
CPD is used to determine the dynamic power dissipation (PD in W).
PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC2 × fo) = sum of the outputs.
trec
recovery
time
MR to CP; see Figure 8
VCC = 3.0 V to 3.6 V
2.5
-
2.5
-
2.5
-
ns
VCC = 4.5 V to 5.5 V
2.0
-
2.0
-
2.0
-
ns
CPD
power
dissipation
capacitance
fi = 1 MHz; VI = GND to VCC
-14
-
pF
74AHCT273; VCC = 4.5 V to 5.5 V
tpd
propagation
delay
CP to Qn; see Figure 7
CL = 15 pF
-
4.0
7.5
1.0
8.8
1.0
9.5
ns
CL = 50 pF
-
5.8
9.2
1.0
10.5
1.0
11.5
ns
MR to Qn; see Figure 8
CL = 15 pF
-
3.9
10.0
1.0
11.6
1.0
12.5
ns
CL = 50 pF
-
5.6
11.0
1.0
12.6
1.0
14.0
ns
fmax
maximum
frequency
see Figure 7
CL = 15 pF
75
120
-
65
-
65
-
MHz
CL = 50 pF
50
75
-
45
-
45
-
MHz
tW
pulse width
CP HIGH or LOW;
see Figure 7
5.0
-
6.5
-
6.5
-
ns
MR LOW; see Figure 8
5.0
-
6.0
-
6.0
-
ns
tsu
set-up time
Dn to CP; see Figure 9
3.0
-
3.0
-
3.0
-
ns
th
hold time
Dn to CP; see Figure 9
1.0
-
1.0
-
1.0
-
ns
trec
recovery
time
MR to CP; see Figure 8
2.5
-
2.5
-
2.5
-
ns
CPD
power
dissipation
capacitance
fi = 1 MHz; VI = GND to VCC
-18
-
pF
Table 7.
Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.
Symbol Parameter
Conditions
25
°C
40 °C to +85 °C 40 °C to +125 °C Unit
Min
Typ[1] Max
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74AHCT273PW,118 | IC OCT D FF POS-EDG TRIG 20TSSOP |
| TXR40AB90-2407AI | ADPTR TINEL LOCK ANG SHELL 25, J |
| 203M212-19B05 | ADPTR TINEL LOCK STR SHELL 7, 12 |
| 203M010-19B08 | ADPTR TINEL LOCK STR SHELL 10 |
| 208M710-19B07 | ADPTR TINEL LOCK STR SHELL 11, B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74AHCT273PW-Q100J | 制造商:NXP Semiconductors 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin TSSOP T/R 制造商:NXP Semiconductors 功能描述:74AHCT273PW-Q100/TSSOP20/REEL1 - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC FLIP-FLOP OCTAL D 20TSSOP |
| 74AHCT273PW-T | 功能描述:觸發(fā)器 OCT D F/FW/RESET POS EDGE TR RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74AHCT2G | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-input OR gate |
| 74AHCT2G00 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-input NAND gate |
| 74AHCT2G00DC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 2-input NAND gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。