- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360407 > 74AHCT595 (NXP Semiconductors N.V.) 8-bit serial-in/serial or parallel-out shift register with output latches;3-state(帶輸出鎖存的8位串行輸入/串行或并行輸出移位寄存器；三態(tài)) PDF資料下載
參數(shù)資料
| 型號(hào)： | 74AHCT595 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit serial-in/serial or parallel-out shift register with output latches;3-state(帶輸出鎖存的8位串行輸入/串行或并行輸出移位寄存器；三態(tài)) |
| 中文描述： | 8位serial-in/serial或并行輸出的移位寄存器輸出鎖存器，3態(tài)（帶輸出鎖存的8位串行輸入/串行或并行輸出移位寄存器，三態(tài)） |
| 文件頁數(shù)： | 11/20頁 |
| 文件大?。?/td> | 103K |
| 代理商： | 74AHCT595 |
2000 Mar 15
11
Philips Semiconductors
Product specification
8-bit serial-in/serial or parallel-out shift
register with output latches; 3-state
74AHC595; 74AHCT595
Notes
1.
2.
Typical values at V
CC
= 3.3 V.
Typical values at V
CC
= 5.0 V.
V
CC
= 4.5 to 5.5 V;
note 2
t
PHL
/t
PLH
propagation delay
SH
CP
to Q
7
’
propagation delay
ST
CP
to Q
n
propagation delay
MR to Q
7
’
3-state output enable
time OE to Q
n
3-state output disable
time OE to Q
n
propagation delay
SH
CP
to Q
7
’
propagation delay
ST
CP
to Q
n
propagation delay
MR to Q
7
’
3-state output enable
time OE to Q
n
3-state output disable
time OE to Q
n
shiftclockpulsewidth
HIGH or LOW
storage clock pulse
width HIGH or LOW
master reset pulse
width LOW
set-up time
D
S
to SH
CP
set-up time
SH
CP
to ST
CP
hold time
D
S
to SH
CP
removal time
MR to SH
CP
maximum clock pulse
frequency
SH
CP
or ST
CP
see Figs 7
and 12
see Figs 8
and 12
see Figs 10
and 12
see Figs 11
and 12
15 pF
4.0
8.2
1.0
9.4
1.0
10.5
ns
4.2
7.4
1.0
8.5
1.0
9.5
ns
t
PHL
4.4
8.0
1.0
9.1
1.0
10.0
ns
t
PZH
/t
PZL
4.0
8.6
1.0
10.0
1.0
11.0
ns
t
PHZ
/t
PLZ
3.8
8.0
1.0
9.5
1.0
10.5
ns
t
PHL
/t
PLH
see Figs 7
and 12
see Figs 8
and 12
see Figs 10
and 12
see Figs 11
and 12
50 pF
5.4
10.0
1.0
11.4
1.0
12.5
ns
5.5
9.0
1.0
10.5
1.0
11.5
ns
t
PHL
5.6
10.0
1.0
11.1
1.0
12.0
ns
t
PZH
/t
PZL
5.3
10.6
1.0
12.0
1.0
13.0
ns
t
PHZ
/t
PLZ
5.8
10.3
1.0
11.0
1.0
12.0
ns
t
W
see Figs 7
and 12
see Figs 8
and 12
see Figs 10
and 12
see Figs 8
and 12
see Figs 9
and 12
5.0
5.0
5.0
ns
5.0
5.0
5.0
ns
5.0
5.0
5.0
ns
t
su
3.0
3.0
3.0
ns
5.0
5.0
5.0
ns
t
h
2.0
2.0
2.0
ns
t
rem
see Figs 10
and 12
see Figs 7, 8
and 12
2.5
2.5
2.5
ns
f
max
130
170
110
90
MHz
SYMBOL
PARAMETER
TEST CONDITIONS
T
amb
(
°
C)
UNIT
WAVEFORMS
C
L
25
40 to +85
40 to +125
MIN.
TYP.
MAX.
MIN.
MAX.
MIN.
MAX.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74AHC74 | Dual D-type flip-flop with set and reset; positive-edge trigger(帶置位和復(fù)位的雙D觸發(fā)器；上升沿觸發(fā)；) |
| 74AHC74PWDH | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 74AHCT74PWDH | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 74AHCT74 | Dual D-type flip-flop with set and reset; positive-edge trigger(帶置位和復(fù)位的雙D觸發(fā)器；上升沿觸發(fā)；) |
| 74AHC86 | Quad 2-input EXCLUSIVE-OR gate(四2輸入異或門) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74AHCT595BQ | 制造商:NXP Semiconductors 功能描述:Shift Register Single 8-Bit Serial to Serial/Parallel 16-Pin DHVQFN EP T/R Bulk 制造商:NXP Semiconductors 功能描述:IC 8BIT SHIFT REG SIPO DHVQ |
| 74AHCT595BQ,115 | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT SHIFT REG W/OUTPUT LATCH 3ST RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74AHCT595BQ-Q100,1 | 制造商:NXP Semiconductors 功能描述:74AHCT595BQ-Q100/DHVQFN16/REEL - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC SHIFT REG 8BIT SER 16DHVQFN |
| 74AHCT595BQ-Q100,115 | 制造商:NXP Semiconductors 功能描述: |
| 74AHCT595D | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT SHIFT REG W/OUTPUT LATCH RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。