參數(shù)資料
型號: 74ALVC574
廠商: NXP Semiconductors N.V.
英文描述: Octal D-type flip-flop positive edge-trigger 3-state
中文描述: 八路D型觸發(fā)器上升沿觸發(fā)三態(tài)
文件頁數(shù): 2/20頁
文件大?。?/td> 95K
代理商: 74ALVC574
2002 Mar 04
2
Philips Semiconductors
Product specification
Octal D-type flip-flop; positive edge-trigger;
3-state
74ALVC574
FEATURES
Wide supply voltage range from 1.65 to 3.6 V
Complies with JEDEC standard:
JESD8-7 (1.65 to 1.95 V)
JESD8-5 (2.3 to 2.7 V)
JESD8B/JESD36 (2.7 to 3.6 V).
3.6 V tolerant inputs/outputs
CMOS low power consumption
Direct interface with TTL levels (2.7 to 3.6 V)
Power-down mode
Latch-up performance exceeds
250 mA
ESD protection:
2000 V Human Body Model (JESD22-A114-A)
200 V Machine Model (JESD22-A115-A).
DESCRIPTION
The 74ALVC574 is a high-performance, low-power,
low-voltage, Si-gate CMOS device and superior to most
advanced CMOS compatible TTL families.
The 74ALVC574 is an octal D-type flip-flop featuring
separate D-type inputs for each flip-flop and 3-state
outputs for bus oriented applications. A clock (CP) input
and an output enable (OE) input are common to all
flip-flops.
The eight flip-flops will store the state of their individual
D-inputs that meet the set-up and hold times requirements
on the LOW-to-HIGH CP transition.
When OE is LOW, the contents of the eight flip-flops is
available at the outputs. When OE is HIGH, the outputs go
to the high-impedance OFF-state. Operation of the
OE input does not affect the state of the flip-flops.
The ‘574’ is functionally identical to the ‘374’, but the ‘374’
has a different pin arrangement.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+ (C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
propagation delay CP to Q
n
V
CC
= 1.8 V; C
L
= 30 pF; R
L
= 1 k
V
CC
= 2.5 V; C
L
= 30 pF; R
L
= 500
V
CC
= 2.7 V; C
L
= 50 pF; R
L
= 500
V
CC
= 3.3 V; C
L
= 50 pF; R
L
= 500
3.1
2.3
2.5
2.5
3.5
ns
ns
ns
ns
pF
C
I
C
PD
input capacitance
power dissipation capacitance per buffer
V
CC
= 3.3 V; notes 1 and 2
outputs enabled
outputs disabled
21
13
pF
pF
相關(guān)PDF資料
PDF描述
74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger
74ALVCH162244 16-bit buffer/line driver with 30Ω termination resistor (3-State)(帶30Ω終端電阻器的16位緩沖器/線驅(qū)動器(三態(tài)))
74ALVCH162245 16-bit bus transceiver with direction pin and 30Ω termination resistor (3-State)(帶30Ω終端電阻器和定向引腳的16位總線收發(fā)器(三態(tài)))
74ALVCH16244 16-bit buffer/line driver (3-State)(16位緩沖器/線驅(qū)動器(三態(tài)))
74ALVC16244 Triple 3-Input Positive-NAND Gates 14-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVC574BQ 制造商:NXP Semiconductors 功能描述:IC OCT EDGE-TRG D-TYP F-F DH
74ALVC574BQ,115 功能描述:觸發(fā)器 3.3V OCT D SET/RESET RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ALVC574BQ-G 功能描述:觸發(fā)器 3.3V OCT D SET/RESET TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ALVC574D 功能描述:觸發(fā)器 3.3V OCT D-TYPE F-F EDGE TRIG RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
74ALVC574D,112 功能描述:觸發(fā)器 3.3V OCT D-TYPE F-F RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel