- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360423 > 74F109 (Fairchild Semiconductor Corporation) Dual JK Positive Edge-Triggered Flip-Flop PDF資料下載
參數(shù)資料
| 型號： | 74F109 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | Dual JK Positive Edge-Triggered Flip-Flop |
| 中文描述： | 雙JK上升沿觸發(fā)器 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 85K |
| 代理商： | 74F109 |
Philips Semiconductors
Product specification
74F109
Postive J-K positive edge-triggered flip-flops
October 23, 1990
6
TEST CIRCUIT AND WAVEFORMS
t
w
90%
V
M
10%
90%
V
M
10%
90%
V
M
10%
90%
V
M
10%
NEGATIVE
PULSE
POSITIVE
PULSE
t
w
AMP (V)
0V
0V
t
THL (
t
f
)
INPUT PULSE REQUIREMENTS
rep. rate
t
w
t
TLH
2.5ns
t
THL
2.5ns
1MHz
500ns
Input Pulse Definition
V
CC
family
74F
D.U.T.
PULSE
GENERATOR
R
L
C
L
R
T
V
IN
V
OUT
Test Circuit for Totem-Pole Outputs
DEFINITIONS:
R
L
=
Load resistor;
see AC ELECTRICAL CHARACTERISTICS for value.
Load capacitance includes jig and probe capacitance;
see AC ELECTRICAL CHARACTERISTICS for value.
Termination resistance should be equal to Z
OUT
of
pulse generators.
C
L
=
R
T
=
t
THL (
t
f
)
t
TLH (
t
r
)
t
TLH (
t
r
)
AMP (V)
amplitude
3.0V
1.5V
V
M
SF00006
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F109PC | Dual JK Positive Edge-Triggered Flip-Flop |
| 74F109SC | Dual JK Positive Edge-Triggered Flip-Flop |
| 74F109SJ | Dual JK Positive Edge-Triggered Flip-Flop |
| 74F112 | Dual J-K negative edge-triggered flip-flop |
| 74F112 | Dual JK Negative Edge-Triggered Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F109_00 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Dual JK Positive Edge-Triggered Flip-Flop |
| 74F109_XGH3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F109D | 制造商:North American Philips Discrete Products Div 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SOP 制造商:NXP Semiconductors 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SOP |
| 74F109DC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 74F109LC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。