參數(shù)資料
型號(hào): 74F27SJ
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: Triple 3-Input NOR Gate
中文描述: F/FAST SERIES, TRIPLE 3-INPUT NOR GATE, PDSO14
封裝: 5.30 MM, EIAJ TYPE2, SOP-14
文件頁數(shù): 4/8頁
文件大?。?/td> 70K
代理商: 74F27SJ
Philips Semiconductors
Product specification
74F27
Triple 3-input NOR gate
February 5, 1991
4
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.)
SYMBOL
PARAMETER
TEST CONDITIONS
1
LIMITS
TYP
2
UNIT
MIN
MAX
V
OH
High-level output voltage
V
CC
= MIN, V
IL
= MAX
V
IH
= MIN, I
OH
= MAX
V
CC
= MIN, V
IL
= MAX
V
IH
= MIN, I
Ol
= MAX
V
CC
= MIN, I
I
= I
IK
V
CC
= MAX, V
I
= 7.0V
V
CC
= MAX, V
I
= 2.7V
V
CC
= MAX, V
I
= 0.5V
V
CC
= MAX
V
CC
= MAX
V
CC
= MAX
±
10%V
CC
±
5%V
CC
±
10%V
CC
±
5%V
CC
2.5
V
2.7
3.4
V
V
OL
Low-level output voltage
0.30
0.50
V
0.30
0.50
V
V
IK
I
I
I
IH
I
IL
I
OS
I
CC
Input clamp voltage
-0.73
-1.2
V
Input current at maximum input voltage
100
μ
A
μ
A
High–level input current
20
Low–level input current
Short-circuit output current
3
-0.6
mA
-60
-150
mA
Supply current (total)
I
CCH
I
CCL
V
IN
= GND
V
IN
= 4.5V
4.0
5.5
mA
8.5
12.0
mA
NOTES:
1
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2
All typical values are at V
= 5V, T
= 25
°
C.
3
Not more than one output should be shorted at a time. For testing I
OS
, the use of high-speed test apparatus and/or sample-and-hold
techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting
of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any
sequence of parameter tests, I
OS
tests should be performed last.
AC ELECTRICAL CHARACTERISTICS
LIMITS
SYMBOL
PARAMETER
TEST
CONDITION
V
CC
= +5.0V
T
= +25
°
C
C
L
= 50pF, R
L
= 500
V
CC
= +5.0V
±
10%
T
amb
= 0
°
C to +70
°
C
C
L
L
= 500
V
CC
= +5.0V
±
10%
T
amb
= –40
°
C to +85
°
C
C
L
= 50pF, R
L
= 500
UNIT
MIN
TYP
MAX
MIN
MAX
MIN
MAX
t
PLH
t
PHL
Propagation delay
Dna, Dnb, Dnc to Qn
Waveform 1
2.0
1.0
3.5
2.5
5.0
4.5
1.5
1.0
5.5
4.5
1.0
1.0
7.0
5.5
ns
相關(guān)PDF資料
PDF描述
74F280DC Parity Generator/Checker
54F280DMQB Parity Generator/Checker
54F280FMQB PARITY GENERATOR/CHECKER|F-TTL|FP|14PIN|CERAMIC
54F280LMQB Parity Generator/Checker
54F283DMQB BINARY ADDER|F-TTL|DIP|16PIN|CERAMIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F27SJX 功能描述:邏輯門 Trp 3-Input NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74F280 制造商:NSC 制造商全稱:National Semiconductor 功能描述:9-Bit Parity Generator/Checker
74F280_00 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:9-Bit Parity Generator/Checker
74F280AD 制造商:NXP Semiconductors 功能描述:
74F280AD TI9215 制造商:TI 功能描述:74F280AD