- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369304 > 74F525PCX (National Semiconductor Corporation) Programmable Counter PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F525PCX |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | Programmable Counter |
| 中文描述： | 可編程計(jì)數(shù)器 |
| 文件頁(yè)數(shù)： | 3/10頁(yè) |
| 文件大?。?/td> | 184K |
| 代理商： | 74F525PCX |
Functional Description
(Continued)
Function Table
M
2
M
1
M
0
Function
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Mode 0
Mode 1
Mode 2
Mode 3
Mode 4
Mode 5
Mode 6
Mode 7
MODE 4: Interval Timer, Pulse Output with Count Hold
While XTR is HIGH, the data in the data latches is loaded
into the counter upon the next positive edge of CP. The
negative edge of XTR enables the count-down to begin with
the next positive edge of CP. When the count reaches zero,
Q, normally low, is brought HIGH for a single period of CP.
Q/2 toggles state on the positive edge of Q. Taking XTR
HIGH before the counters reach zero, stops the count-down
from the point where it was held. Data cannot be reloaded
into the counter until a count of zero is reached. SeeFigure
3.
MODE 5: Interval Timer, Inverted Pulse Output with
Count Hold
The operation is exactly the same as Mode 4 except that Q
is normally HIGH and goes LOW for a single period of CP.
Q/2 toggles on the negative-edge of Q. See Figure 3.
MODE 6: Retriggerable Synchronous One-Shot
When XTR is HIGH, the data in the data latches is loaded
into the counter upon the positive edge of CP. The negative
edge of XTR enables the count-down to begin with the next
positive edge of CP, wehre Q, normally LOW, is then
brought HIGH and the counter is decremented when the
count reaches zero, Q is brought LOW, and Q/2 is toggled.
Bringing XTR HIGH during the count-down will allow the
data in the data latches to be loaded into the counter with
the next positive edge of CP, but will not affect Q. See Fig-
ure 4. NOTE that the pulse width of Q will be N-1 clock
cycles, where N is the number loaded into the counter.
N
e
1 should not be used as this may cause unpredictable
results.
MODE 7: Frequency Generator
When XTR is HIGH, the data in the data latches is loaded
into the counter upon the positive edge of CP. The negative
edge of XTR enables the count-down to begin with the next
positive edge of CP. When the count reaches zero, Q, nor-
mally LOW, is brought HIGH for a single period of CP and
Q/2 is toggled. The same clock edge that brings Q HIGH,
also loads the data in the data latches into the counter. The
counter will start to count on the next positive edge of CP.
This mode will run continuously after an initial XTR until
stopped by MR. Taking XTR HIGH at any time causes the
data in the data latches to be loaded into the counter and Q
output to be cleared with the next positive edge of CP. See
Figure 5.
Block Diagram
TL/F/9547–4
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F525QCX | Programmable Counter |
| 74F676SPC | 16-Bit Serial/Parallel-In, Serial-Out Shift Register |
| 74F676SC | 16-Bit Serial/Parallel-In, Serial-Out Shift Register |
| 74F676PC | 16-Bit Serial/Parallel-In, Serial-Out Shift Register |
| 74F676SPC | 16-Bit Serial/Parallel-In, Serial-Out Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F525QC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| 74F525QCX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Programmable Counter |
| 74F525SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit |
| 74F525SCX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Programmable Counter |
| 74F5300 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fiber optic LED driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。