- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8064 > 74HC161PW,112 (NXP Semiconductors)IC SYNC 4BIT BINAR COUNT 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | 74HC161PW,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SYNC 4BIT BINAR COUNT 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標準包裝： | 96 |
| 系列： | 74HC |
| 邏輯類型： | 二進制計數(shù)器 |
| 方向： | 上 |
| 元件數(shù)： | 1 |
| 每個元件的位元數(shù)： | 4 |
| 復(fù)位： | 異步 |
| 計時： | 異步/同步 |
| 計數(shù)速率： | 48MHz |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 2 V ~ 6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | 74HC161PW 74HC161PW-ND 935188320112 |
December 1990
2
Philips Semiconductors
Product specication
Presettable synchronous 4-bit binary
counter; asynchronous reset
74HC/HCT161
FEATURES
Synchronous counting and loading
Two count enable inputs for n-bit cascading
Positive-edge triggered clock
Asynchronous reset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT161 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT161 are synchronous presettable binary
counters which feature an internal look-ahead carry and
can be used for high-speed counting.
Synchronous operation is provided by having all flip-flops
clocked simultaneously on the positive-going edge of the
clock (CP).
The outputs (Q0 to Q3) of the counters may be preset to a
HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the
data at the data inputs (D0 to D3) to be loaded into the
counter on the positive-going edge of the clock (providing
that the set-up and hold time requirements for PE are met).
Preset takes place regardless of the levels at count enable
inputs (CEP and CET).
A LOW level at the master reset input (MR) sets all four
outputs of the flip-flops (Q0 to Q3) to LOW level regardless
of the levels at CP, PE, CET and CEP inputs (thus
providing an asynchronous clear function).
The look-ahead carry simplifies serial cascading of the
counters. Both count enable inputs (CEP and CET) must
be HIGH to count. The CET input is fed forward to enable
the terminal count output (TC). The TC output thus
enabled will produce a HIGH output pulse of a duration
approximately equal to a HIGH level output of Q0. This
pulse can be used to enable the next cascaded stage.
The maximum clock frequency for the cascaded counters
is determined by the CP to TC propagation delay and CEP
to CP set-up time, according to the following formula:
fmax =
1
t
P(max) (CP to TC)
t
+
SU
(CEP to CP)
---------------------------------------------------------------------------------------------------
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf = 6 ns
SYMBOL PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
CP to TC
MR to Qn
MR to TC
CET to TC
CL = 15 pF;
VCC =5 V
19
21
20
10
20
24
25
26
14
ns
fmax
maximum clock frequency
44
45
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation
capacitance per package
notes 1 and 2
33
35
pF
Notes
1. CPD is used to determine the
dynamic power dissipation
(PD in W):
PD =CPD × VCC2 × fi +
∑ (CL × VCC2 × fo)
where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of
outputs
CL = output load capacitance in
pF
VCC = supply voltage in V
2. For HC the condition is
VI = GND to VCC
For HCT the condition is
VI = GND to VCC 1.5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY10E016JY TR | IC UPCOUNTER 8BIT SYNC 28-PLCC |
| OSTV7227251 | TERM BLOCK PLUG 5.0MM 22POS |
| SY100E137JZ TR | IC COUNTER RIPPLE 8BIT 28-PLCC |
| MC74HCT241ADTR2G | BUFFER NONINERVRTING DR TSSOP 20 |
| MC74HCT241ADTG | BUFFRNONINVRT3-ST/LN DR TSSOP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC161PW-Q100J | 功能描述:IC SYNC 4BIT BINARY COUNT 制造商:nxp semiconductors 系列:74HC 零件狀態(tài):有效 標準包裝:2,500 |
| 74HC161PW-T | 功能描述:計數(shù)器 IC SYNC 4-BIT BINARY COUNTER RoHS:否 制造商:NXP Semiconductors 計數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計數(shù)法: 計數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74HC162 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Presettable synchronous BCD decade counter; synchronous reset |
| 74HC162D-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous Up Counter |
| 74HC163 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Presettable synchronous 4-bit binary counter; synchronous reset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。