- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8097 > 74HC4059N,112 (NXP Semiconductors)IC PROG DIV-BY-N COUNTER 24-DIP PDF資料下載
參數(shù)資料
| 型號： | 74HC4059N,112 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROG DIV-BY-N COUNTER 24-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Logic Packages |
| 標(biāo)準(zhǔn)包裝： | 360 |
| 系列： | 74HC |
| 邏輯類型： | 除以 N |
| 方向： | 下 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 16 |
| 復(fù)位： | 異步 |
| 計(jì)時(shí)： | 同步 |
| 計(jì)數(shù)速率： | 43MHz |
| 觸發(fā)器類型： | 正邊沿 |
| 電源電壓： | 2 V ~ 6 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 24-DIP |
| 包裝： | 管件 |
1998 Jul 08
2
Philips Semiconductors
Product specication
Programmable divide-by-n counter
74HC/HCT4059
FEATURES
Synchronous programmable divide-by-n counter
Presettable down counter
Fully static operation
Mode select control of initial decade counting function
(divide-by-10, 8, 5, 4 and 2)
Master preset initialization
Latchable output
Easily cascadable with other counters
Four operating modes:
timer
divider-by-n
divide-by-10 000
master preset
Output capability: standard
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT4059 are high-speed Si-gate CMOS
devices and are pin compatible with the “4059” of the
“4000B” series. They are specified in compliance with
JEDEC standard no. 7A.
The 74HC/HCT4059 are divide-by-n counters which can
be programmed to divide an input frequency by any
number (n) from 3 to 15 999. There are four operating
modes, timer, divide-by-n, divide-by-10 000 and master
preset, which are defined by the mode select inputs (Ka to
Kc) and the latch enable input (LE) as shown in the
Function table.
The complete counter consists of a first counting stage, an
intermediate counting stage and a fifth counting stage. The
first counter stage consists of four independent flip-flops.
Depending on the divide-by-mode, at least one flip-flop is
placed at the input of the intermediate stage (the remaining
flip-flops are placed at the fifth stage with a place value of
thousands). The intermediate stage consists of three
cascaded decade counters, each containing four flip-flops.
All flip-flops can be preset to a desired state by means of
the JAM inputs (J1 to J16), during which the clock input
(CP) will cause all stages to count from n to zero. The
zero-detect circuit will then cause all stages to return to the
JAM count, during which an output pulse is generated. In
the timer mode, after an output pulse is generated, the
output pulse remains HIGH until the latch input (LE) goes
LOW. The counter will advance, even if LE is HIGH and
the output is latched in the HIGH state.
In the divide-by-n mode, a clock cycle wide pulse is
generated with a frequency rate equal to the input
frequency divided by n.
The function of the mode select and JAM inputs are
illustrated in the following examples. In the divide-by-2
mode, only one flip-flop is needed in the first counting
section. Therefore the last (5th) counting section has three
flip-flops that can be preset to a maximum count of seven
with a place value of thousands. This counting mode is
selected when Ka to Kc are set HIGH. In this case input J1
is used to preset the first counting section and J2 to J4 are
used to preset the last (5th) counting section.
If the divide-by-10 mode is desired for the first section, Ka
and Kb are set HIGH and Kc is set LOW. The JAM inputs
J1 to J4 are used to preset the first counting section (there
is no last counting section). The intermediate counting
section consists of three cascaded BCD decade
(divide-by-10) counters, presettable by means of the JAM
inputs J5 to J16.
The preset of the counter to a desired divide-by-n is
achieved as follows:
n = (MODE(1)) (1 000 x decade 5 preset
+ 100 x decade 4 preset
+ 10 x decade 3 preset
+ 1 x decade 2 preset)
+ decade 1 preset
To calculate preset values for any “n” count, divide the “n”
count by the selected mode. The resultant is the
corresponding preset value of the 5th to the 2nd decade
with the remainder being equal to the 1st decade value;
preset value = n/mode.
If n = 8 479, and the selected mode = 5, the preset
value = 8 479/5 = 1 695 with a remainder of 4, thus the
JAM inputs must be set as shown in Table 1.
To verify the results, use the given equation:
n = 5 (1 000
× 1 + 100 × 6 + 10 × 9 + 1 × 5) + 4
n = 8 479.
If n = 12 382 and the selected mode = 8, the preset
value = 12 382/8 = 1 547 with a remainder of 6, thus the
JAM inputs must be set as shown in Table 2.
To verify:
n = 8 (1 000
× 1 + 100 × 5 + 10 × 4 + 1 × 7) + 6
n = 12 382.
(1)
MODE = first counting section divider
(10, 8, 5, 4 or 2).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OSTH406705A | CONN PLUG HEADER 6PS 5MM |
| OSTEM070150 | CONN TERM BLOCK 7POS 7.62MM |
| OSTOQ213550 | CONN TERM BLK HDR 21POS 3.81MM |
| OSTOQ213551 | CONN TERM BLK HDR 21POS 3.81MM |
| 74LV4020PW,118 | IC 14STAGE BINARY RIPPLE 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC4060BQ | 制造商:NXP Semiconductors 功能描述:IC 14 STAGE BIN COUNTER DHV |
| 74HC4060BQ,115 | 功能描述:計(jì)數(shù)器移位寄存器 Counter Single 14Bit Binary UP T/R RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HC4060BQ-Q100,11 | 制造商:NXP Semiconductors 功能描述:Counter Single 14-Bit Binary UP 16-Pin DHVQFN EP T/R 制造商:NXP Semiconductors 功能描述:74HC4060BQ-Q100/DHVQFN16/REEL7 - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC BINARY RIPPLE COUNT 16DHVQFN |
| 74HC4060BQ-Q100,115 | 制造商:NXP Semiconductors 功能描述: |
| 74HC4060D | 功能描述:計(jì)數(shù)器 IC 14ST BIN COUNTER/DIV RIPPLE-CARRY W/OSC RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。