- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360471 > 74HCT40105PW (NXP SEMICONDUCTORS) 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | 74HCT40105PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | FIFO |
| 英文描述： | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 中文描述： | 16 X 4 OTHER FIFO, 120 ns, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16 |
| 文件頁數(shù)： | 13/25頁 |
| 文件大?。?/td> | 200K |
| 代理商： | 74HCT40105PW |
1998 Jan 23
13
Philips Semiconductors
Product specification
4-bit x 16-word FIFO register
74HC/HCT40105
With FIFO empty; SO is held HIGH in anticipation
Fig.10 Waveforms showing ripple through delay SI input to DOR output
and propagation delay from the DOR pulse to the Q
n
output.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT : V
M
= 1.3 V; V
I
= GND to 3 V.
agewidth
MBA337
tPHL/ tPLH
VM
(1)
SI INPUT
SO INPUT
DOR OUTPUT
Qn
VM
(1)
VM
(1)
2
1
tPLH
ripple through
delay
4
5
6
tPHL
3
Notes to
Fig.10
1.
FIFO is initially empty, SO is held
HIGH.
SI pulse; loads data into FIFO
and initiates ripple through
process.
DOR flag signals the arrival of
valid data at the output stage.
Output transition; data arrives at
output stage after the specified
propagation delay between the
rising edge of the DOR pulse to
the Q
n
output.
SO set LOW; necessary to
complete shift-out process. DOR
remains LOW, because FIFO is
empty.
DOR goes LOW; FIFO is empty
again.
2.
3.
4.
5.
6.
Shift-in operation; high-speed burst mode
Fig.11 Waveforms showing SI minimum pulse width and SI maximum
pulse frequency, in high-speed shift-in burst mode.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT : V
M
= 1.3 V; V
I
= GND to 3 V.
Note to
Fig.11
In the high-speed mode, the burst-in
rate is determined by the minimum
shift-in HIGH and shift-in LOW
specifications. The DIR status flag is
a don’t care condition, and a shift-in
pulse can be applied regardless of the
flag. A SI pulse which would overflow
the storage capacity of the FIFO is
ignored.
相關PDF資料 |
PDF描述 |
|---|---|
| 74HC40105 | 4-bit x 16-word FIFO register |
| 74HCT4015 | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 74HC4015 | Dual 4-bit serial-in/parallel-out shift register |
| 74HCT4016 | Quad bilateral switches(四雙向開關) |
| 74HC4016 | Quad bilateral switches |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT4015D | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,112 | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,118 | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D-T | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015N | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。