- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8238 > 74LCX16500MTDX (Fairchild Semiconductor)TXRX 18BIT UNIV BUS LV 56TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LCX16500MTDX |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 8/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | TXRX 18BIT UNIV BUS LV 56TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | 74LCX |
| 邏輯類型： | 通用總線收發(fā)器 |
| 電路數(shù)： | 18 位 |
| 輸出電流高，低： | 24mA，24mA |
| 電源電壓： | 2 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 帶卷 (TR) |
9397 750 14402
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 03 — 12 January 2005
7 of 21
Philips Semiconductors
74LVT16652A
3.3 V 16-bit bus transceiver/register; 3-state
7.
Functional description
7.1 Function table
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
↑ = LOW-to-HIGH clock transition.
[2]
The data output function may be enabled or disabled by various signals at the nOEBA and nOEAB inputs. Data input functions are
always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock.
[3]
If both select controls (nSAB and nSBA) are LOW, then clocks can occur simultaneously. If either select control is HIGH, the clocks must
be staggered in order to load both registers.
VCC
50
supply voltage
1B1
51
data input or output (B-side)
1B0
52
data input or output (B-side)
GND
53
ground (0 V)
1SBA
54
B to A select input
1CPBA
55
B to A clock input
1OEBA
56
B to A output enable input
Table 3:
Pin description …continued
Symbol
Pin
Description
Table 4:
Function table [1]
Operating mode
Input
Data I/O
nOEAB
nOEBA
nCPAB
nCPBA
nSAB
nSBA
nAx
nBx
Isolation
L
H
H or L
X
input
Store A and B data
L
H
↑↑
X
input
Store A, hold B
X
H
↑
H or L
X
input
unspecied
Store A in both registers
H
↑↑
X
input
unspecied
Hold A, store B
L
X
H or L
↑
X
unspecied
input
Store B in both registers
L
↑↑
X
unspecied
input
Real-time B data to A bus
L
XXXL
output
input
Store B data to A bus
L
X
H or L
X
H
output
input
Real-time A data to B bus
H
X
L
X
input
output
Store A data to B bus
H
H or L
X
H
X
input
output
Stored A data to B bus and
stored B data to A bus
H
L
H or L
H
output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150A48M500B3 | CONVERTER MOD DC/DC 48V 500W |
| MM74HC244MTCX | IC BUFF/DVR TRI-ST DUAL 20TSSOP |
| V150A48M500B | CONVERTER MOD DC/DC 48V 500W |
| V150A36M500BG3 | CONVERTER MOD DC/DC 36V 500W |
| V150A36M500BG2 | CONVERTER MOD DC/DC 36V 500W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LCX16501 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs |
| 74LCX16501MEA | 功能描述:總線收發(fā)器 18-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LCX16501MEA_Q | 功能描述:總線收發(fā)器 18-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LCX16501MEAX | 功能描述:總線收發(fā)器 18-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LCX16501MTD | 功能描述:總線收發(fā)器 18-Bit Univ Bus Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。