參數(shù)資料
型號(hào): 74LCXH16244GX
廠商: Fairchild Semiconductor
文件頁數(shù): 6/9頁
文件大小: 0K
描述: IC BUFF DVR 16BIT LOW V 54FBGA
標(biāo)準(zhǔn)包裝: 2,500
系列: 74LCXH
邏輯類型: 緩沖器/線路驅(qū)動(dòng)器,非反相
元件數(shù): 4
每個(gè)元件的位元數(shù): 4
輸出電流高,低: 12mA,12mA
電源電壓: 2 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 54-LFBGA
供應(yīng)商設(shè)備封裝: 54-BGA
包裝: 帶卷 (TR)
6
COMMERCIALTEMPERATURERANGE
IDT72V70180 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 128 x 128
Connection Memory
10000001
10000010
Data Memory
0
1
0
2
1
3
Stream
Control Register
CRb7
5716 drw03
10000000
The Control Register is only accessed when A7-A0
are all zeroed. When A7 =1, up to 32 bytes are
randomly accessable via A0-A4 at any one instant.
Of which stream these bytes (channels) are accessed
is determined by the state of CRb1 -CRb0.
CRb6CRb5CRb4CRb3CRb2CRb1CRb0
CRb1CRb0
0
1
CRb4
10011111
External Address Bits A7-A0
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 31
Figure 3. Addressing Internal Memories
If the LPBK bit is high, the associated TX output channel data is internally
looped back to the RX input channel (i.e., RX n channel m data comes from the
TX n channel m). If the LPBK bit is low, the loopback feature is disabled. For
proper per-channel loopback operation, the contents of the frame delay offset
registers must be set to zero.
INITIALIZATION OF THE IDT72V70180
After power up, the state of the connection memory is unknown. As such,
theoutputsshouldbeputinhighimpedancebyholdingtheODElow. Whilethe
ODE is low, the microprocessor can initialize the device, program the active
paths, and disable unused outputs by programming the OE bit in connection
memory. Once the device is configured, the ODE pin (or OSB bit depending
on initialization) can be switched.
CONNECTION MEMORY CONTROL
If the ODE pin or the OSB bit is high, the OE bit of each connection memory
location controls the output drivers-enables (if high) or disables (if low). See
Table 4 for detail.
Theprocessorchannel(PC)bitoftheconnectionmemoryselectsbetween
Processor Mode and Connection Mode. If high, the contents of the connection
memoryareoutputontheTXstreams. Iflow,thestreamaddressbit(SAB)and
the channel address bit (CAB) of the connection memory defines the source
information(streamandchannel)ofthetime-slotthatwillbeswitchedtotheoutput
from data memory.
The
V/C(Variable/ConstantDelay)bitineachconnectionmemorylocation
allows the per-channel selection between variable and constant throughput
delay modes.
相關(guān)PDF資料
PDF描述
74LCX16244G IC BUFF DVR 16BIT LOW V 54FBGA
74VCX162244G IC BUFF DVR 16BIT LOW V 54FBGA
OSTVB200150 TERM BLOCK PLUG 7.62MM 20POS
OSTET120250 CONN PLUG HEADER 12PS 7.62MM
74LVTH162245GX IC TRANSCVR TRI-ST 16BIT 54FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LCXH16244MEA 功能描述:緩沖器和線路驅(qū)動(dòng)器 16 Bit Buf/Line Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74LCXH16244MEA 制造商:Fairchild Semiconductor Corporation 功能描述:IC BUFFERS/DRIVERS/RECEIVERS LOGIC ROHS
74LCXH16244MEA_Q 功能描述:緩沖器和線路驅(qū)動(dòng)器 16 Bit Buf/Line Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74LCXH16244MEAX 功能描述:緩沖器和線路驅(qū)動(dòng)器 16 Bit Buf/Line Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74LCXH16244MTD 功能描述:緩沖器和線路驅(qū)動(dòng)器 16 Bit Buf/Line Drv RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel