參數(shù)資料
型號(hào): 74LS10
廠商: ON SEMICONDUCTOR
英文描述: TRIPLE 3-INPUT NAND GATE
中文描述: 三重3輸入與非門
文件頁(yè)數(shù): 2/2頁(yè)
文件大?。?/td> 33K
代理商: 74LS10
5-2
FAST AND LS TTL DATA
SN54/74LS10
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE
(unless otherwise specified)
Symbol
b l
Parameter
Limits
U i
Unit
Test Conditions
di i
Min
Typ
Max
VIH
Input HIGH Voltage
2.0
V
Guaranteed Input HIGH Voltage for
All Inputs
VIL
Input LOW Voltage
54
0.7
V
Guaranteed Input LOW Voltage for
All Inputs
74
0.8
VIK
Input Clamp Diode Voltage
–0.65
–1.5
V
VCC = MIN, IIN = –18 mA
VOH
Output HIGH Voltage
54
2.5
3.5
V
VCC = MIN, IOH = MAX,
,OH
or VIL per Truth Table
74
2.7
3.5
V
IN
IH
VOL
Output LOW Voltage
54, 74
0.25
0.4
V
IOL = 4.0 mA
VCC = VCC MIN,
VIN= VILor VIH
VIN = VIL or VIH
per Truth Table
74
0.35
0.5
V
IOL = 8.0 mA
IIH
Input HIGH Current
20
μ
A
VCC = MAX, VIN = 2.7 V
VCC = MAX, VIN = 7.0 V
VCC = MAX, VIN = 0.4 V
VCC = MAX
0.1
mA
IIL
IOS
Input LOW Current
–0.4
mA
Short Circuit Current (Note 1)
–20
–100
mA
ICC
Power Supply Current
Total, Outp
Total, Output LOW
1.2
mA
VCC = MAX
VCC MAX
3.3
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
(TA = 25
°
C)
Symbol
b l
Parameter
Limits
U i
Unit
Test Conditions
di i
Min
Typ
Max
tPLH
tPHL
Turn-Off Delay, Input to Output
9.0
15
ns
VCC = 5.0 V
CL = 15 pF
Turn-On Delay, Input to Output
10
15
ns
相關(guān)PDF資料
PDF描述
74LS10 Triple 3-Input NAND Gate
74LS112 Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)
74LS112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
74LS112 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
74LS112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LS10 WAF 制造商:Texas Instruments 功能描述:
74LS107A 制造商:NTE Electronics 功能描述:
74LS107N 制造商:SIGS/SA 功能描述:
74LS109 WAF 制造商:Texas Instruments 功能描述:
74LS109A 制造商:NTE Electronics 功能描述: 制造商:Semiconductors 功能描述: