- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360497 > 74LVC161PWDH (NXP SEMICONDUCTORS) Presettable synchronous 4-bit binary counter; asynchronous reset PDF資料下載
參數(shù)資料
| 型號： | 74LVC161PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | Presettable synchronous 4-bit binary counter; asynchronous reset |
| 中文描述： | LVC/LCX/Z SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
| 封裝： | PLASTIC, SOT403-1, TSSOP-16 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大?。?/td> | 118K |
| 代理商： | 74LVC161PWDH |
Philips Semiconductors
Product specification
74LVC161
Presettable synchronous 4-bit binary counter;
asynchronous reset
2
1998 May 20
853-1864 19421
FEATURES
Wide supply voltage range of 1.2 V to 3.6 V
In accordance with JEDEC standard no. 8–1A
Inputs accept voltages up to 5.5 V
CMOS low power consumption
Direct interface with TTL levels
Asynchronous reset
Synchronous counting and loading
Two count enable inputs for n–bit cascading
Positive edge–triggered clock
Output drive capability 50 transmission lines @85 C
DESCRIPTION
The 74LVC161 is a high–performance, low–power, low–voltage,
Si–gate CMOS device and superior to most advanced CMOS
compatible TTL families.
The 74LVC161 is a synchronous presettable binary counter which
features an internal look–head carry and can be used for
high–speed counting. Synchronous operation is provided by having
all flip–flops clocked simultaneously on the positive–going edge of
the clock (CP). The outputs (Q
0
to Q
3
) of the counters may be
preset to a HIGH or LOW level. A LOW level at the parallel enable
input (PE) disables the counting action and causes the data at the
data inputs (D
0
to D
3
) to be loaded into the counter on the
positive–going edge of the clock (provided that the set–up and hold
time requirements for PE are met). Preset takes place regardless of
the levels at count enable inputs (CEP and CET). A low level at the
master reset input (MR) sets all four outputs of the flip–flops
(Q
0
to Q
3
) to LOW level regardless of the levels at CP, PE, CET
and CEP inputs (thus providing an asynchronous clear function).
The look–ahead carry simplifies serial cascading of the counters.
Both count enable inputs (CEP and CET) must be HIGH to count.
The CET input is fed forward to enable the terminal count output
(TC). The TC output thus enabled will produce a HIGH output pulse
of a duration approximately equal to a HIGH level output of Q
0
. This
pulse can be used to enable the next cascaded stage. The
maximum clock frequency for the cascaded counters is determined
by the CP to TC propagation delay and CEP to CP set–up time,
according to the following formula:
f
max
=
____________________1
tp
(max)
(CP to TC) + t
SU
(CEP to CP)
QUICK REFERENCE DATA
GND = 0V; T
amb
= 25
°
C; T
R
= T
F
SYMBOL
2.5ns
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
CP to Q
n
CP to TC
MR to Q
n
MR to TC
CET to TC
C
L
= 50 pF
V
CC
= 3.3V
4.9
5.7
5.2
5.7
4.5
ns
f
MAX
maximum clock frequency
200
MHz
C
I
input capacitance
5.0
pF
C
PD
power dissipation capacitance per gate
notes 1 and 2
39
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W)
P
D
= C
PD
x V
CC2
x f
i
+
Σ
(C
L
x V
CC2
x f
o )
where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
Σ
(C
L
x V
CC2
x f
o )
= sum of the outputs
2. The condition is V
1
= GND to V
CC
ORDERING INFORMATION
PACKAGES
16-Pin Plastic SO
16-Pin Plastic SSOP Type II
16-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40
°
C to +85
°
C
–40
°
C to +85
°
C
–40
°
C to +85
°
C
OUTSIDE NORTH AMERICA
74LVC161 D
74LVC161 DB
74LVC161 PW
NORTH AMERICA
74LVC161 D
74LVC161 DB
74LVC161PW DH
DWG NUMBER
SOT109-1
SOT338-1
SOT403-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC162244A | 16-bit buffer/line driver; with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω串聯(lián)終端電阻器，5V輸入/輸出容限的16位緩沖器/線驅(qū)動器(三態(tài)）) |
| 74LVCH162244A | 16-bit buffer/line driver; with 30Ω series termination resistors, 5V input/output tolerant (3-State)(帶30Ω串聯(lián)終端電阻器，5V輸入/輸出容限的16位緩沖器/線驅(qū)動器（三態(tài)）) |
| 74LVC162244 | 16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolerant 3-State |
| 74LVC162245A | 16-bit bus transceiver with direction pin; 30ohm series termination resistors; 5V Input/Outputs tolerant 3-State |
| 74LVC162245 | 16-bit bus transceiver with direction pin; 30ohm series termination resistors; 5V Input/Outputs tolerant 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC161PW-T | 功能描述:計(jì)數(shù)器 IC 3.3V SYNC 4-BIT BIN COUNTER RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| 74LVC162244 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolerant 3-State |
| 74LVC162244A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver; with 30ohm series termination resistors, 5V input/output tolerant 3-State |
| 74LVC162244ADG | 功能描述:緩沖器和線路驅(qū)動器 3.3V 16-BIT DRVR 3-S W/30OHM RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| 74LVC162244ADGG | 制造商:PHILIPS-SEMI 功能描述: 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 16-CH Non-Inverting 3-ST CMOS 48-Pin TSSOP Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。