參數(shù)資料
型號(hào): 74LVC1G14
廠商: NXP Semiconductors N.V.
英文描述: 8-Bit Addressable Latches 16-SO -40 to 85
中文描述: 單施密特觸發(fā)逆變器
文件頁(yè)數(shù): 1/17頁(yè)
文件大?。?/td> 91K
代理商: 74LVC1G14
1.
General description
The 74LVC1G175 is a high-performance, low-voltage, Si-gate CMOS device, superior
to most advanced CMOS compatible TTL families.
The input can be driven from either 3.3 Vor 5 V devices. This feature allows the use of
this device in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using I
off
. The I
off
circuitry
disables the output, preventing the damaging backflow current through the device when
it is powered down.
The 74LVC1G175 is a single positive edge triggered D-type flip-flop with individual
data (D) input, clock (CP) input, master reset (MR) input, and Q output.
The master reset (MR) is an asynchronous active LOW input and operate independently
of the clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time
prior to the LOW-to-HIGH clock transition, for predictable operation.
Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and
fall times.
2.
Features
I
Wide supply voltage range from 1.65 V to 5.5 V
I
5 V tolerant inputs for interfacing with 5 V logic
I
High noise immunity
I
Complies with JEDEC standard:
N
JESD8-7 (1.65 V to 1.95 V)
N
JESD8-5 (2.3 V to 2.7 V)
N
JESD8B/JESD36 (2.7 V to 3.6 V).
I
±
24 mA output drive (V
CC
= 3.0 V)
I
ESD protection:
N
HBM EIA/JESD22-A114-B exceeds 2000 V
N
MM EIA/JESD22-A115-A exceeds 200 V.
I
CMOS low power consumption
I
Latch-up performance exceeds 250 mA
I
Direct interface with TTL levels
I
Inputs accept voltages up to 5 V
I
Multiple package options
I
Specified from
40
°
C to +85
°
C and
40
°
C to +125
°
C.
74LVC1G175
Single D-type flip-flop with reset; positive-edge trigger
Rev. 01 — 18 October 2004
Product data sheet
相關(guān)PDF資料
PDF描述
74LVC1G126 8-Bit Addressable Latches 16-SO -40 to 85
74LVC1G11 8-Bit Addressable Latches 16-SOIC -40 to 85
74LVC1G08 8-Bit Addressable Latches 16-SOIC -40 to 85
74LVC1G07 8-Bit Addressable Latches 16-SOIC -40 to 85
74LVC1G06 Quadruple 2-Line To 1-Line Data Selectors/Multiplexers With 3-State Outputs 16-TSSOP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LVC1G14_1107 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:SINGLE SCHMITT-TRIGGER INVERETER
74LVC1G14FS3-7 功能描述:Inverter IC 1 Channel Schmitt Trigger 4-X2DFN (0.80x0.80) 制造商:diodes incorporated 系列:74LVC 包裝:剪切帶(CT) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:施密特觸發(fā)器 電壓 - 電源:1.65 V ~ 5.5 V 電流 - 靜態(tài)(最大值):200μA 電流 - 輸出高,低:32mA,32mA 邏輯電平 - 低:0.3 V ~ 1.45 V 邏輯電平 - 高:1.2 V ~ 3.33 V 不同 V,最大 CL 時(shí)的最大傳播延遲:5ns @ 5V,50pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:4-X2DFN(0.80x0.80) 封裝/外殼:4-XFDFN 裸露焊盤 標(biāo)準(zhǔn)包裝:1
74LVC1G14FW4-7 功能描述:邏輯門 1.65 to 5.5V VCC 1G Schmitt-Trigger INV RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
74LVC1G14FX4-7 功能描述:Inverter IC 1 Channel Schmitt Trigger X2-DFN1409-6 制造商:diodes incorporated 系列:74LVC 包裝:剪切帶(CT) 零件狀態(tài):有效 邏輯類型:反相器 電路數(shù):1 輸入數(shù):1 特性:施密特觸發(fā)器 電壓 - 電源:1.65 V ~ 5.5 V 電流 - 靜態(tài)(最大值):200μA 電流 - 輸出高,低:32mA,32mA 邏輯電平 - 低:0.3 V ~ 1.45 V 邏輯電平 - 高:1.2 V ~ 3.33 V 不同 V,最大 CL 時(shí)的最大傳播延遲:5ns @ 5V,50pF 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 供應(yīng)商器件封裝:X2-DFN1409-6 封裝/外殼:6-XFDFN 標(biāo)準(zhǔn)包裝:1
74LVC1G14FZ4-7 功能描述:邏輯門 Single Schmitt BUF 1.65V to 5.5V 24mA RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel