- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360502 > 74LVT125PWDH (NXP SEMICONDUCTORS) 3.3V Quad buffer 3-State PDF資料下載
參數(shù)資料
| 型號： | 74LVT125PWDH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3.3V Quad buffer 3-State |
| 中文描述： | LVT SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大?。?/td> | 93K |
| 代理商： | 74LVT125PWDH |
1.
General description
The LVT125 is a high-performance BiCMOS product designed for V
CC
operation at 3.3 V.
This device combines low static and dynamic power dissipation with high speed and high
output drive. The 74LVT125 device is a quad buffer that is ideal for driving bus lines. The
device features four output enable inputs (1OE, 2OE, 3OE and 4OE), each controlling one
of the 3-state outputs.
2.
Features
I
Quad bus interface
I
3-state buffers
I
Output capability: +64 mA and
32 mA
I
TTL input and output switching levels
I
Input and output interface capability to systems at 5 V supply
I
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
I
Live insertion and extraction permitted
I
No bus current loading when output is tied to 5 V bus
I
Power-up 3-state
I
Latch-up protection:
N
JESD78: exceeds 500 mA
I
ESD protection:
N
MIL STD 883 method 3015: exceeds 2000 V
N
Machine model: exceeds 200 V
3.
Quick reference data
74LVT125
3.3 V quad buffer; 3-state
Rev. 05 — 10 February 2005
Product data sheet
Table 1:
GND = 0 V; T
amb
= 25
°
C.
Symbol Parameter
t
PLH
propagation delay nA to nY C
L
= 50 pF; V
CC
= 3.3 V
t
PHL
propagation delay nA to nY C
L
= 50 pF; V
CC
= 3.3 V
C
I
input capacitance
C
O
output capacitance
Quick reference data
Conditions
Min
-
-
-
-
Typ
2.7
2.9
4
8
Max
-
-
-
-
Unit
ns
ns
pF
pF
V
I
= 0 V or 3.0 V
outputs disabled;
V
O
= 0 V or 3.0 V
outputs disabled;
V
CC
= 3.6 V
I
CC
quiescent supply current
-
0.13
-
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVT126PWDH | 3.3V Quad buffer 3-State |
| 74LVT126 | 3.3V Quad buffer 3-State |
| 74LVT1403 | 3.3V combined 8-bit bus receiver and 4-bit bus driver |
| 74LVT1403DR | 3.3V combined 8-bit bus receiver and 4-bit bus driver |
| 74LVT14PWDH | 3.3V Hex inverter Schmitt trigger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVT125PWDH-2 | 制造商:PHIL 功能描述: |
| 74LVT125PWDH-T | 制造商:PHILIPS-SEMI 功能描述: |
| 74LVT125PW-T | 制造商:NXP Semiconductors 功能描述: |
| 74LVT126BQ | 制造商:NXP Semiconductors 功能描述:IC QUAD BUFFER TRI-ST DHVQF 制造商:NXP Semiconductors 功能描述:IC, QUAD BUFFER, TRI-ST, DHVQFN14 |
| 74LVT126BQ,115 | 功能描述:緩沖器和線路驅(qū)動器 3.3V QUAD BUF 3-S RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。