參數(shù)資料
型號: 74VCX164245MTD
廠商: Fairchild Semiconductor
文件頁數(shù): 2/9頁
文件大?。?/td> 0K
描述: IC TRANSCEIVER 16BIT 48TSSOP
產(chǎn)品培訓(xùn)模塊: Logic Translator Solutions
標準包裝: 38
系列: 74VCX
邏輯類型: 收發(fā)器,非反相
元件數(shù): 2
每個元件的位元數(shù): 8
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 48-TSSOP
包裝: 管件
www.fairchildsemi.com
2
74VCX164245
Connection Diagrams
Pin Assignment for TSSOP
Pin Assignment for FBGA
(Top Through View)
Pin Descriptions
FBGA Pin Assignments
Truth Tables
H
HIGH Voltage Level
L
LOW Voltage Level
X
Immaterial (HIGH or LOW, inputs may not float)
Z
High Impedance
Translator Power Up Sequence Recommendations
To guard against power up problems, some simple guide-
lines need to be adhered to. The VCX164245 is designed
so that the control pins (T/Rn, OEn) are supplied by VCCB.
Therefore the first recommendation is to begin by powering
up the control side of the device, VCCB. The OEn control
pins should be ramped with or ahead of VCCB, this will
guard against bus contentions and oscillations as all A Port
and B Port outputs will be disabled. To ensure the high
impedance state during power up or power down, OEn
should be tied to VCCB through a pull up resistor. The mini-
mum value of the resistor is determined by the current
sourcing capability of the driver. Second, the T/Rn control
pins should be placed at logic low (0V) level, this will
ensure that the B-side bus pins are configured as inputs to
help guard against bus contention and oscillations. B-side
Data Inputs should be driven to a valid logic level (0V or
VCCB), this will prevent excessive current draw and oscilla-
tions. VCCA can then be powered up after VCCB, but should
never exceed the VCCB voltage level. Upon completion of
these steps the device can then be configured for the users
desired operation. Following these steps will help to pre-
vent possible damage to the translator device as well as
other system components.
Pin Names
Description
OEn
Output Enable Input (Active LOW)
T/Rn
Transmit/Receive Input
A0–A15
Side A Inputs or 3-STATE Outputs
B0–B15
Side B Inputs or 3-STATE Outputs
NC
No Connect
12
3
4
5
6
A
B0
NC
T/R1
OE1
NC
A0
B
B2
B1
NC
A1
A2
C
B4
B3
VCCB
VCCA
A3
A4
D
B6
B5
GND
A5
A6
E
B8
B7
GND
A7
A8
F
B10
B9
GND
A9
A10
G
B12
B11
VCCB
VCCA
A11
A12
H
B14
B13
NC
A13
A14
J
B15
NC
T/R2
OE2
NC
A15
Inputs
Outputs
OE1
T/R1
L
Bus B0–B7 Data to Bus A0–A7
L
H
Bus A0–A7 Data to Bus B0–B7
H
X
HIGH Z State on A0–A7, B0–B7
Inputs
Outputs
OE2
T/R2
L
Bus B8–B15 Data to Bus A8–A15
L
H
Bus A8–A15 Data to Bus B8–B15
H
X
HIGH-Z State on A8–A15, B8–B15
相關(guān)PDF資料
PDF描述
1986370-7 CONN TERM BLOCK PLUG 7POS 3.5MM
1-796866-6 TERM BLK HEADER 16POS R/A 5.08MM
VE-25D-MU-F1 CONVERTER MOD DC/DC 85V 200W
2-282822-2 CONN HDR VERT 22POS 5MM GREEN
1-284541-5 CONN HDR R/A 15POS 3.81MM W/FLNG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74VCX164245MTD 制造商:Fairchild Semiconductor Corporation 功能描述:IC TRANSLATING TRANSCEIVER TSSOP-48
74VCX164245MTD_Q 功能描述:總線收發(fā)器 16-Bit Dual Translating Xceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74VCX164245MTDX 功能描述:總線收發(fā)器 16-Bit Dual Translating Xceiver RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74VCX16500 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs
74VCX16500_04 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs