![](http://datasheet.mmic.net.cn/230000/7542_datasheet_15567443/7542_4.png)
May 2003
7542 Group
Clock Asynchronous Serial I/O (UART)
Page 4 of 8
REJ05B0023-0100Z
Figure 2 Setting method for UART of serial I/O1 (2)
b7
b0
0 0
b7
b0
1
1
Process 5: When BRG output/16 is selected as synchronous clock, set value to baud rate generator.
Baud rate generator1 (BRG1) [Address 1C
16
]
Set baud rate value
Process 4: Set UART control register.
Select character length
0: 8 bits
1: 7 bits
Select parity enable
0: Parity disabled
1: Parity enabled
Select parity (valid only when parity is enabled)
0: Even parity
1: Odd parity
Select stop bit length
0: 1 stop bit
1: 2 stop bits
Select P1
1
/TxD
1
P-channel output disable (in output mode)
0: CMOS output
1: N-channel open-drain output
UART1 control register (UART1CON) [Address 1B
16
]
b7
b0
Process 8: When transmitting, start serial data transmission (
Note
).
Transmit/Receive buffer register1 (TB1/RB1) [Address 18
16
]
Set transmit data
Process 6: In order not to execute the no requested interrupt processing, set “0” (no requested)
to the serial I/O1 transmit/receive interrupt request bit.
Interrupt request register 1 (IREQ1) [Address 3C
16
]
No serial I/O1 receive interrupt request issued
No serial I/O1 transmit interrupt request issued
Serial I/O1 receive interrupt enabled
Serial I/O1 transmit interrupt enabled
Interrupt control register 1 (ICON1) [Address 3E
16
]
Process 7: When the interrupt is used, set “1” (interrupt enabled) to the serial I/O1 transmit/
receive interrupt enable bit.
Note:
When data transmission is executed at the state that an external clock input is
selected as the synchronous clock, set the transmit data while the S
CLK1
is “H” state.