參數(shù)資料
型號(hào)： 78Q2123-DB
廠商： Maxim Integrated Products
文件頁數(shù)： 35/38頁
文件大?。?/td> 0K
描述： BOARD DEMO 78Q2123 78Q2133
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
系列： *
78Q2123/78Q2133 Data Sheet
DS_21x3_001
6
Rev. 1.6
1.1.5
Receive Signal Qualification
The integrated signal qualifier has separate squelch and unsquelch thresholds. It also includes a built-in timer
to ensure fast and accurate signal detection and line noise rejection. Upon detection of two or more valid
10BASE-T or 100BASE-TX pulses on the line receive port, signal detect is indicated. The signal detect
threshold is then lowered by about 40%. All adaptive circuits are released from their initial states and allowed
to lock onto the incoming data. In 100BASE-TX operation, signal detect is de-asserted when no signal is
presented for a period of about 1.2 s. In 10BASE-T operation, signal detect is de-asserted whenever no
Manchester data is received. In either case, the signal detect threshold will return to the squelched level
whenever the signal detect indication is de-asserted. Signal detect is also used to control the operation of the
clock/data recovery circuit to assure fast acquisition.
1.1.6
Receive Clock Recovery
In 100BASE-TX mode, the 125 MHz receive clock is extracted using a digital DLL-based loop. When no
receive signal is present, the CDR is directed to lock onto the 125 MHz transmit serial clock. When signal
detect is asserted, the CDR will use the received MLT-3 signal as the clock reference. The recovered clock is
used to re-time the data signal and for conversion of the data to NRZ format.
In 10BASE-T mode, the 20 MHz receive clock is recovered digitally from the Manchester data using a
DLL locked to the reference clock. When Manchester-coded preambles are detected, the CDR
immediately re-aligns the phase of the clock to synchronize with the incoming data. Hence clock
acquisition is fast and immediate.
1.2
100BASE-TX OPERATION
1.2.1
100BASE-TX Transmit
The 78Q2123/78Q2133 contain all of the necessary circuitry to convert the transmit MII signaling from a
MAC to an IEEE-802.3 compliant data-stream driving Cat-5 UTP cabling. The internal PCS interface
maps 4 bit nibbles from the MII to 5 bit code groups as defined in Table 24-1 of IEEE-802.3. These 5 bit
code groups are then scrambled and converted to a serial stream before being sent to the MLT-3 pulse
shaping circuitry and line driver. The pulse-shaper uses current modulation to produce the desired output
waveform. Controlled rise/fall time in the MLT-3 signal is achieved using an accurately controlled voltage
ramp generator. The line driver requires an external 1:1 isolation transformer to interface with the line
media. The center-tap of the primary side of the transformer must be connected to the Vcc supply (3.3V
± 0.3V).
1.2.2
100BASE-TX Receive
The 78Q2123/78Q2133 receive a 125MBaud MLT-3 signal through a 1:1 transformer. The signal then
goes through a combination of adaptive offset adjustment (baseline wander correction) and adaptive
equalization. The effect of these circuits is to sense the amount of dispersion and attenuation caused by
the cable and transformer, and restore the received pulses to logic levels. The amount of gain and
equalization applied to the pulses varies with the detected attenuation and dispersion and, therefore, with
the length of the cable. The 78Q2123/78Q2133 can compensate for cable loss of up to 10dB at 16 MHz.
This loss is represented as test_chan_5 in Annex A of the ANSI X3.263:199X. The equalized MLT-3 data
signal is bi-directionally sliced and the resulting NRZI bit-stream is presented to the CDR where it is
re-timed and decoded to NRZ format. The re-timed serial data passes through a serial-to-parallel
converter, then descrambled and aligned into 5 bit code groups. The receive PCS interface maps these
code groups to 4 bit data for the MII as outlined in Table 24-1 in Clause 24 of IEEE-802.3.
1.2.3
PCS Bypass Mode (Auto-negotiate must be off)
The PCS Bypass mode is entered by setting register bit MR 16.1. In this mode the 78Q2123/78Q2133
accept scrambled 5 bit code words at the TX_ER and TXD[3:0] pins, TX_ER being the MSB of the data
input. The 5 bit code groups are converted to MLT-3 signal for transmission.
相關(guān)PDF資料
PDF描述
78Q2120C09-DB BOARD DEMO 78Q2120C
NCP301LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
MAX810TTRG IC MPU SUPERVISORY 3.08V SOT23
UCY2V101MHD3TN CAP ALUM 100UF 350V 20% RADIAL
MAX5422EVKIT+ KIT EVLAUTION MAX5422/23/24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q2123R/F 功能描述:以太網(wǎng) IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2123R/F1 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2123S/F 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包裝:管件 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-WQFN 裸露焊盤 供應(yīng)商器件封裝:16-TQFN（5x5） 標(biāo)準(zhǔn)包裝:60
78Q2123SR/F 功能描述:1/1 Transceiver Full Ethernet 16-TQFN (5x5) 制造商:maxim integrated 系列:MicroPHY?? 包裝:帶卷（TR） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-WQFN 裸露焊盤 供應(yīng)商器件封裝:16-TQFN（5x5） 標(biāo)準(zhǔn)包裝:2,500
78Q2132 制造商:TDK 制造商全稱:TDK Electronics 功能描述:1/10BASE-T HomePNA/Ethernet Transceiver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*