- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382825 > 78Q2132 (TDK Corporation) 1/10BASE-T HomePNA/Ethernet Transceiver PDF資料下載
參數(shù)資料
| 型號： | 78Q2132 |
| 廠商： | TDK Corporation |
| 英文描述： | 1/10BASE-T HomePNA/Ethernet Transceiver |
| 中文描述： | 1/10BASE-T電話線網(wǎng)絡(luò)/以太網(wǎng)收發(fā)器 |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 172K |
| 代理商： | 78Q2132 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
78Q2132
1/10BASE-TX
HomePNA/Ethernet Transceiver
7
MII
(continued)
PIN
80-PIN
64-PIN TYPE
DESCRIPTION
MDC
22
18
I
MANAGEMENT DATA CLOCK: MDC is the clock used for
transferring data via the MDIO pin.
MDIO
21
17
I/O
MANAGEMENT DATA INPUT/OUTPUT: MDIO is a bi-
directional port used to access management registers within the
78Q2132. This pin requires an external pull-up resistor as
specified in IEEE-802.3.
PHYAD[4:0]
14-18
12-16
I
PHY ADDRESS: Allows 31 configurable PHY addresses. The
78Q2132 always responds to data transactions via the MII
interface when the PHYAD bits are all zero independent of the
logic levels of the PHYAD pins.
CONTROL AND STATUS
NAME
80-PIN
64-PIN
TYPE
DESCRIPTION
RST
6
4
I
RESET
: When pulled low the pin resets the chip. There are 3
other ways to reset the chip:
i)
through the internal power-on-reset (activated when
the chip is being powered up)
ii)
through the MII register bit MR 0.15
iii)
upon exiting power-down mode
Refer to the Reset Modes section for more details.
PWRDN
7
5
I
POWER-DOWN: The 2132 may be placed in a low power
consumption state by setting this signal to logic high. While in
power-down state, the 2132 still responds to management
transactions. The same power-down state can also be achieved
through the PWRDN bit in the MII register MR0.11.
ISO
57
N/A
I
ISOLATE: When set to logic one, the 2132 will present a high
impedance on its MII output pins. This allows for multiple PHYs to be
attached to the same MII interface. When the 2132 is isolated, it still
responds to management transactions. The same high impedance
state can also be achieved through the ISO bit in the MII register
MR0.10. This pin also sets the default of the ISO bit.
ISODEF
58
N/A
I
ISOLATE DEFAULT: This pin determines the power-up/reset
default of the ISO bit, MR0.10. If it is connected to VDD, ISO
bit will have a default value of 1. If it is connected to GND, ISO
bit will have a default value of 0.
ANEGA
66
54
I
AUTO-NEGOTIATION ABILITY: Strapped to logic high to allow
auto-negotiation function. When strapped to logic low, auto-
negotiation logic is disabled and manual technology selection
is done through TECH[2:0]. This pin is reflected as ANEGA bit
MR1.3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7901001QX | 8-Bit Microprocessor |
| 79RC32334-150BBG | IDT Interprise Integrated Communications Processor |
| 79RC32334-150BBGI | IDT Interprise Integrated Communications Processor |
| 79RC32334-150BBI | IDT Interprise Integrated Communications Processor |
| 79RC32334 | IDT Interprise Integrated Communications Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q2133 | 制造商:Maxim Integrated Products 功能描述: |
| 78Q2133/F | 功能描述:以太網(wǎng) IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q2133/F1 | 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| 78Q2133-DB | 功能描述:以太網(wǎng)開發(fā)工具 78Q2133 Demo Brd RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78Q2133-DIE | 制造商:Maxim Integrated Products 功能描述:78Q2133-DIE NOTE: MOQ = 10500 DIE (1 WAFER) - Gel-pak, waffle pack, wafer, diced wafer on film |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。