參數(shù)資料
型號: 78Q2133-DB
廠商: Maxim Integrated Products
文件頁數(shù): 13/38頁
文件大小: 0K
描述: EVAL BOARD 78Q2133
標(biāo)準(zhǔn)包裝: 1
系列: *
78Q2123/78Q2133 Data Sheet
DS_21x3_001
20
Rev. 1.6
3.9
MR17: Interrupt Control/Status Register
The Interrupt Control/Status Register provides the means for controlling and observing the events, which
trigger an interrupt on the INTR pin. This register can also be used in a polling mode via the MII Serial
Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are
status bits, which are each set to logic one based upon an event. These bits are cleared after the register
is read. Bits 8 through 15 of this register, when set to logic one, enable their corresponding bit in the
lower byte to signal an interrupt on the INTR pin. The assertion level of this interrupt signal output on the
INTR pin can be set via the MR16.14 (INPOL) bit.
Bit
Symbol
Type
Default
Description
17.15
JABBER_IE
R/W
0
Jabber Interrupt Enable
17.14
RXER_IE
R/W
0
Receive Error Interrupt Enable
17.13
PRX_IE
R/W
0
Page Received Interrupt Enable
17.12
PDF_IE
R/W
0
Parallel Detect Fault Interrupt Enable
17.11
LP-ACK_IE
R/W
0
Link Partner Acknowledge Interrupt Enable
17.10
LS-CHG_IE
R/W
0
Link Status Change Interrupt Enable
17.9
RFAULT_IE
R/W
0
Remote Fault Interrupt Enable
17.8
ANEG-
COMP_IE
R/W
0
Auto-Negotiation Complete Interrupt Enable
17.7
JAB_INT
RC
0
Jabber Interrupt: This bit is set high when a Jabber
event is detected by the 10Base-T circuitry.
17.6
RXER_INT
RC
0
Receive Error Interrupt: This bit is set high when the
RX_ER signal transitions high.
17.5
PRX_INT
RC
0
Page Received Interrupt: This bit is set high when a new
page has been received from the link partner during
auto-negotiation.
17.4
PDF_INT
RC
0
Parallel Detect Fault Interrupt: This bit is set high by the
auto-negotiation logic when a parallel detect fault
condition is indicated.
17.3
LP-ACK_INT
RC
0
Link Partner Acknowledge Interrupt: This bit is set high
by the auto-negotiation logic when FLP bursts are
received with the acknowledge bit set.
17.2
LS-CHG_INT
RC
0
Link Status Change Interrupt: This bit is set when the
link transitions from an OK status to a FAIL status.
17.1
RFAULT_INT
RC
0
Remote Fault Interrupt: This bit is set when a remote
fault condition has been indicated by the link partner.
17.0
ANEG-
COMP_INT
RC
0
Auto-Negotiation Complete Interrupt: This bit is set by
the auto-negotiation logic upon successful completion of
auto-negotiation.
相關(guān)PDF資料
PDF描述
MAX14821EVKIT# EVAL KIT MAX14821
UVZ1C472MHD CAP ALUM 4700UF 16V 20% RADIAL
78Q2123-DB BOARD DEMO 78Q2123 78Q2133
78Q2120C09-DB BOARD DEMO 78Q2120C
NCP301LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q2133-DIE 制造商:Maxim Integrated Products 功能描述:78Q2133-DIE NOTE: MOQ = 10500 DIE (1 WAFER) - Gel-pak, waffle pack, wafer, diced wafer on film
78Q2133R/F 功能描述:以太網(wǎng) IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2133R/F1 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
78Q2133S/F 功能描述:1/1 Transceiver Full Ethernet 32-TQFN (5x5) 制造商:maxim integrated 系列:- 包裝:管件 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-TQFN(5x5) 標(biāo)準(zhǔn)包裝:490
78Q2133SR/F 功能描述:1/1 Transceiver Full Ethernet 32-TQFN (5x5) 制造商:maxim integrated 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:以太網(wǎng) 驅(qū)動器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤 供應(yīng)商器件封裝:32-TQFN(5x5) 標(biāo)準(zhǔn)包裝:2,500