參數(shù)資料
型號(hào)： 79RC32351
廠商： Integrated Device Technology, Inc.
英文描述： IDT Interprise Integrated Communications Processor
中文描述： IDT的洽談會(huì)集成通信處理器
文件頁(yè)數(shù)： 1/42頁(yè)
文件大小： 560K
代理商： 79RC32351
1 of 42
May 25, 2004
2002 Integrated Device Technology, Inc.
DSC 6053
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
Features List
◆
RC32300 32-bit Microprocessor
–
Enhanced MIPS-II ISA
–
Enhanced MIPS-IV cache prefetch instruction
–
DSP Instructions
–
MMU with 16-entry TLB
–
8kB Instruction cache, 2-way set associative
–
2kB Data cache, 2-way set associative
–
Per line cache locking
–
Write-through and write-back cache management
–
Debug interface through the EJTAG port
–
Big or little endian support
◆
Interrupt Controller
–
Allows status of each interrupt to be read and masked
◆
UARTs
–
Two 16550 Compatible UARTs
–
Baud rate support up to 1.5 Mb/s
◆
Counter/Timers
–
Three general purpose 32-bit counter/timers
◆
General Purpose I/O Pins (GPIOP)
–
32 individually programmable pins:
each pin programmable as input, output, or alternate function,
input can be an interrupt or NMI source,
input can also be active high or active low
–
4 additional, auxiliary GPIO pins can be configured as input or
output
◆
SDRAM Controller
–
2 memory banks, non-interleaved, 512 MB total
–
32-bit wide data path
–
Supports 4-bit, 8-bit, and 16-bit wide SDRAM chips
–
SODIMM support
–
Stays on page between transfers
–
Automatic refresh generation
◆
Peripheral Device Controller
–
26-bit address bus
–
32-bit data bus with variable width support of 8-,16-, or 32-bits
–
8-bit boot ROM support
–
6 banks available, up to 64MB per bank
–
Supports Flash ROM, PROM, SRAM, dual-port memory, and
peripheral devices
–
Supports external wait-state generation, Intel or Motorola style
–
Write protect capability
–
Direct control of optional external data transceivers
◆
System Integrity
–
Programmable system watchdog timer resets system on time-
out
–
Programmable bus transaction times memory and peripheral
transactions and generates a warm reset on time-out
◆
DMA
–
14 DMA channels
–
Services on-chip and external peripherals
–
Supports memory-to-memory, memory-to-I/O, and I/O-to-I/O
transfers
–
Supports flexible descriptor based operation and chaining via
linked lists of records (scatter / gather capability)
–
Supports unaligned transfers
Block Diagram
EJTAG
MMU
D. Cache
I. Cache
RC32300
CPU Core
ICE
Interrupt
Controller
3 Counter
Timers
Watchdog
Timer
10/100
Ethernet
Interface
USB
Interface
16 Channel
DMA
Controller
Arbiter
Ext. Bus
Master
SDRAM &
Device
Controller
2 UARTS
(16550)
GPIO
Interface
ATM
Interface
Memory &
Peripheral Bus
Ch. 1 Ch. 2
Serial Channels
GPIO Pins
Utopia 1 / 2
:
:
79RC32351
IDT
TM
Interprise
TM
Integrated
Communications Processor
相關(guān)PDF資料
PDF描述
79RC32351-100DH IDT Interprise Integrated Communications Processor
79RC32351-133DH IDT Interprise Integrated Communications Processor
79RC32355-133DH Communications Processor
79RC32355-133DHI Communications Processor
79RC32T355-133DH IDT Interprise Integrated Communications Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
79RC32351-100DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32351-133DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDT Interprise Integrated Communications Processor
79RC32355 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
79RC32355133DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
79RC32355-133DH 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*