- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382826 > 79RC32435 (Integrated Device Technology, Inc.) IDTTM InterpriseTM Integrated Communications Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | 79RC32435 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | IDTTM InterpriseTM Integrated Communications Processor |
| 中文描述： | IDTTM InterpriseTM集成通信處理器 |
| 文件頁數(shù)： | 9/53頁 |
| 文件大?。?/td> | 444K |
| 代理商： | 79RC32435 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
9 of 53
January 19, 2006
IDT 79RC32435
EJTAG_TMS
I
EJTAG Mode
. The value on this signal controls the test mode select of the
EJTAG Controller. When using the JTAG boundary scan, this pin should be left
disconnected (since there is an internal pull-up) or driven high.
JTAG_TRST_N
I
JTAG Reset
. This active low signal asynchronously resets the boundary scan
logic, JTAG TAP Controller, and the EJTAG Debug TAP Controller. An external
pull-up on the board is recommended to meet the JTAG specification in cases
where the tester can access this signal. However, for systems running in func-
tional mode, one of the following should occur:
1) actively drive this signal low with control logic
2) statically drive this signal low with an external pull-down on the board
3) clock JTAG_TCK while holding EJTAG_TMS and/or JTAG_TMS high.
JTAG_TCK
I
JTAG Clock
. This is an input test clock used to clock the shifting of data into or
out of the boundary scan logic, JTAG Controller, or the EJTAG Controller.
JTAG_TCK is independent of the systemand the processor clock with a nom-
nal 50% duty cycle.
JTAG_TDO
O
JTAG Data Output
. This is the serial data shifted out fromthe boundary scan
logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted
out, this signal is tri-stated.
JTAG_TDI
I
JTAG Data Input
. This is the serial data input to the boundary scan logic, JTAG
Controller, or the EJTAG Controller.
System
CLK
I
Master Clock.
This is the master clock input. The processor frequency is a mul-
tiple of this clock frequency. This clock is used as the systemclock for all mem-
ory and peripheral bus operations.
EXTBCV
I
Load External Boot Configuration Vector.
When this pin is asserted (i.e.,
high) the boot configuration vector is loaded froman externally supplied value
during a cold reset. When this pin is negated, the boot configuration vector is
taken fromthe NVRAMlocated on-chip.
EXTCLK
O
External Clock.
This clock is used for all memory and peripheral bus opera-
tions.
COLDRSTN
I
Cold Reset.
The assertion of this signal initiates a cold reset. This causes the
processor state to be initialized, boot configuration to be loaded, and the internal
PLL to lock onto the master clock (CLK).
RSTN
I/O
Reset.
The assertion of this bidirectional signal initiates a warmreset. This sig-
nal is asserted by the RC32435 during a warmreset.
S ignal
Type
Name/Desc ription
Table 1 Pin Description (Part 6 of 6)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 79RC32H435-266BC | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32H435-266BCI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32H435-300BC | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32H435-300BCI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32H435-350BC | IDTTM InterpriseTM Integrated Communications Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32438 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32438-200BB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| 79RC32438-200BBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| 79RC32438-233BB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| 79RC32438-233BBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。