IDT Table of Contents
79RC32438 User Reference Manual
iii
November 4, 2002
Notes
System Integrity Register Description..........................................................................................4-1
System Integrity Registers...........................................................................................................4-2
Error Control and Status Register......................................................................................4-2
CPU Error Address Register..............................................................................................4-4
Address Space Monitor...............................................................................................................4-4
Watchdog Timer...........................................................................................................................4-5
Watchdog Timer Count Register........................................................................................4-6
Watchdog Timer Compare Register...................................................................................4-6
Watchdog Timer Control Register......................................................................................4-7
IPBus Slave Acknowledge Errors................................................................................................4-7
5 Bus Arbitration
Introduction..................................................................................................................................5-1
Functional Overview....................................................................................................................5-1
IPBus Register Description..........................................................................................................5-2
PMBus Arbitration Register Description ......................................................................................5-2
Theory of Operation.....................................................................................................................5-3
Example IPBus Arbiter Configurations...............................................................................5-6
IPBus Registers...........................................................................................................................5-9
IPBus Arbiter Control Register...........................................................................................5-9
IPBus Arbiter Priority Configuration Register...................................................................5-10
IPBus Arbiter Bus Master Configuration Register............................................................5-11
IPBus Idle Transaction Cycle Count Register..................................................................5-12
PMBus Arbitration......................................................................................................................5-12
IPBus Idle.........................................................................................................................5-12
IPBus Active.....................................................................................................................5-12
Sneak Transactions..........................................................................................................5-12
Bus Parking......................................................................................................................5-13
PMBus Registers.......................................................................................................................5-13
PMBus Arbiter Processor Priority Register......................................................................5-13
PMBus Arbiter Sneak Access Control Register...............................................................5-13
Memory and Peripheral Bus Arbitration.....................................................................................5-14
6 Device Controller
Introduction..................................................................................................................................6-1
Features.......................................................................................................................................6-1
Device Controller Register Description........................................................................................6-1
Theory of Operation.....................................................................................................................6-2
Device Control Registers.............................................................................................................6-5
Device [0..5] Base Register................................................................................................6-5
Device [0..5] Mask Register...............................................................................................6-5
Device [0..5] Control Register............................................................................................6-6
Device [0..5] Timing Control Register.................................................................................6-8
Memory And Peripheral Bus Transaction Timer..........................................................................6-9
Bus Transaction Timer Control and Status Register........................................................6-10
Bus Transaction Timer Compare Register.......................................................................6-10
Bus Transaction Timer Address Register.........................................................................6-11