IDT Table of Contents
79RC32438 User Reference Manual
ix
November 4, 2002
Notes
GPIO Non-maskable Interrupt Enable Register...............................................................12-6
13 UART Controller
Introduction................................................................................................................................13-1
Features.....................................................................................................................................13-1
Functional Overview..................................................................................................................13-1
UART Register Description........................................................................................................13-2
Baud Rate Selection..................................................................................................................13-3
UART Interrupts.........................................................................................................................13-4
UART Channel Reset................................................................................................................13-4
UART Registers.........................................................................................................................13-4
Reset Register .................................................................................................................13-5
Receive Buffer Register...................................................................................................13-5
Transmit Holding Register................................................................................................13-5
Interrupt Enable Register.................................................................................................13-6
Interrupt Identification Register........................................................................................13-7
FIFO Control Register......................................................................................................13-8
Line Control Register .......................................................................................................13-9
Modem Control Register................................................................................................13-10
Line Status Register.......................................................................................................13-11
Modem Status Register..................................................................................................13-13
Scratch Register.............................................................................................................13-14
Divisor Latch Low Register ............................................................................................13-14
Divisor Latch High Register............................................................................................13-15
14 Counter/Timers
Functional Overview..................................................................................................................14-1
Counter/Timers Register Description.........................................................................................14-1
Theory of Operation...................................................................................................................14-1
Counter Timer [0|1|2] Count Register...............................................................................14-2
Counter Timer [0|1|2] Compare Register.........................................................................14-2
Counter Timer [0|1|2] Control Register.............................................................................14-3
15 I2C Bus Interface
Introduction................................................................................................................................15-1
Features.....................................................................................................................................15-1
Block Diagram ...........................................................................................................................15-1
Functional Overview and Theory of Operation..........................................................................15-1
I2C Register Description............................................................................................................15-2
I
2
C Bus Control Register..................................................................................................15-2
I2C Bus Data Input Register ............................................................................................15-3
I2C Bus Data Output Register..........................................................................................15-4
I2C Bus Clock Prescalar............................................................................................................15-4
I2C Bus Master Interface...........................................................................................................15-5
Example I2C Bus Transactions........................................................................................15-7
I2C Bus Master Command Register.................................................................................15-9
I2C Bus Master Status Register.....................................................................................15-10