參數(shù)資料
型號: 7AHCT126PWDH
廠商: NXP Semiconductors N.V.
英文描述: Replacement Sealed Beams, 4 in x 6 in [101,6 mm x 152,4 mm], Wide Flood Beam Pattern, 12 Vdc/50 W/4 A
中文描述: 四緩沖器/線路驅(qū)動器,3態(tài)
文件頁數(shù): 2/16頁
文件大小: 78K
代理商: 7AHCT126PWDH
1999 Sep 29
2
Philips Semiconductors
Product specification
Quad buffer/line driver; 3-state
74AHC126; 74AHCT126
FEATURES
ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V
MM EIA/JESD22-A115-A
exceeds 200 V
CDM EIA/JESD22-C101
exceeds 1000 V
Balanced propagation delays
All inputs have Schmitt-trigger
actions
Inputsacceptsvoltageshigherthan
V
CC
For AHC only:
operates with CMOS input levels
For AHCT only:
operates with TTL input levels
Specified from
40 to +85 and +125
°
C.
DESCRIPTION
The 74AHC/AHCT126 are
high-speed Si-gate CMOS devices
and are pin compatible with low
power Schottky TTL (LSTTL). They
are specified in compliance with
JEDEC standard No. 7A.
The 74AHC/AHCT126 are four
non-inverting buffer/line drivers with
3-state outputs. The 3-state outputs
(nY) are controlled by the output
enable input (nOE) A LOW at nOE
causes the outputs to assume a
HIGH-impedance OFF state.
The ‘126’ is identical to the ‘125’ but
has active HIGH enable inputs.
FUNCTION TABLE
See note 1.
Note
1.
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high-impedance OFF state.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
3.0 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
(C
L
×
V
CC2
×
f
o
) = sum of outputs;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts.
The condition is V
I
= GND to V
CC
.
2.
PINNING
INPUTS
OUTPUT
nOE
nA
nY
H
H
L
L
H
X
L
H
Z
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
AHC
AHCT
t
PHL
/t
PLH
propagation delay
nA to nY
input capacitance
output capacitance
power dissipation
capacitance
C
L
= 15 pF;
V
CC
= 5 V
V
I
= V
CC
or GND
3.3
3.0
ns
C
I
C
O
C
PD
3.0
4.0
10
3.0
4.0
12
pF
pF
pF
C
L
= 50 pF;
f = 1 MHz;
notes 1 and 2
PIN
SYMBOL
DESCRIPTION
1, 4, 10 and 13
2, 5, 9 and 12
3, 6, 8 and 11
7
14
1OE to 4OE
1A to 4A
1Y to 4Y
GND
V
CC
output enable inputs (active HIGH)
data inputs
data outputs
ground (0 V)
DC supply voltage
相關(guān)PDF資料
PDF描述
7AHCT244PWDH Octal buffer/line driver; 3-state
7AHCT245PWDH Octal bus transceiver; 3-state
7AHCT273PWDH Marine Lamp, 4 in x 6 in [101,6 mm x 152,4 mm], Wide Flood Beam Pattern, 12 Vdc/50 W/4 A, Stud mounting
7AHCT373PWDH Replacement Sealed Beams, 4 in x 6 in [101,6 mm x 152,4 mm], Trapezoid Beam Pattern, 12 Vdc/50 W/4 A
7AHCT374PWDH Octal D-type flip-flop; positive edge-trigger; 3-state
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
7AHCT1G125 制造商:FUTELE 功能描述:
7AHCT244PWDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal buffer/line driver; 3-state
7AHCT245PWDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal bus transceiver; 3-state
7AHCT273PWDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal D-type flip-flop with reset; positive-edge trigger
7AHCT373PWDH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal D-type transparent latch; 3-state