![](http://datasheet.mmic.net.cn/340000/80960JD_datasheet_16452127/80960JD_4.png)
80960JA/JF/JD/JT 3.3 V Microprocessor
4
Advance Information
Datasheet
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
80960Jx Microprocessor Package Options...........................................................7
80960Jx Block Diagram ........................................................................................9
132-Lead Pin Grid Array Bottom View - Pins Facing Up.....................................22
132-Lead Pin Grid Array Top View - Pins Facing Down .....................................23
132-Lead PQFP - Top View................................................................................26
196-Ball Mini Plastic Ball Grid Array Bottom View - Balls Facing Up..................29
196-Ball Mini Plastic Ball Grid Array Top View - Balls Facing Down ..................30
VCC5 Current-Limiting Resistor..........................................................................40
VCCPLL Lowpass Filter......................................................................................41
AC Test Load ......................................................................................................47
Output Delay or Hold vs. Load Capacitance.......................................................48
T
LX
vs. AD Bus Load Capacitance......................................................................48
80960JA/JF I
CC
Active (Power Supply) vs. Frequency.......................................49
80960JA/JF I
CC
Active (Thermal) vs. Frequency................................................49
80960JD I
CC
Active (Power Supply) vs. Frequency............................................50
80960JD I
CC
Active (Thermal) vs. Frequency.....................................................50
80960JT I
CC
Active (Power Supply) vs. Frequency...........................................51
80960JT I
CC
Active (Thermal) vs. Frequency.....................................................51
CLKIN Waveform ................................................................................................52
T
OV1
Output Delay Waveform.............................................................................52
T
OF
Output Float Waveform................................................................................53
T
IS1
and T
IH1
Input Setup and Hold Waveform...................................................53
T
IS2
and T
IH2
Input Setup and Hold Waveform...................................................53
T
IS3
and T
IH3
Input Setup and Hold Waveform...................................................54
T
IS4
and T
IH4
Input Setup and Hold Waveform...................................................54
T
LX
, T
LXL
and T
LXA
Relative Timings Waveform.................................................55
DT/R and DEN Timings Waveform .....................................................................55
TCK Waveform....................................................................................................56
T
BSIS1
and T
BSIH1
Input Setup and Hold Waveforms .........................................56
T
BSOV1
and T
BSOF1
Output Delay and Output Float Waveform..........................56
T
BSOV2
and T
BSOF2
Output Delay and Output Float Waveform..........................57
T
BSIS2
and T
BSIH2
Input Setup and Hold Waveform...........................................57
Non-Burst Read and Write Transactions Without Wait States, 32-Bit Bus .........58
Burst Read and Write Transactions Without Wait States, 32-Bit Bus.................59
Burst Write Transactions With 2,1,1,1 Wait States, 32-Bit Bus...........................60
Burst Read and Write Transactions Without Wait States, 8-Bit Bus...................61
Burst Read and Write Transactions With 1, 0 Wait States and
Extra Tr State on Read, 16-Bit Bus.....................................................................62
Double Word Read Bus Request, Misaligned One Byte From
Quad Word Boundary, 32-Bit Bus, Little Endian.................................................63
HOLD/HOLDA Waveform For Bus Arbitration ....................................................64
Cold Reset Waveform.........................................................................................65
Warm Reset Waveform.......................................................................................66
Entering the ONCE State....................................................................................67
Bus States with Arbitration..................................................................................68
Summary of Aligned and Unaligned Accesses (32-Bit Bus) ...............................72
Summary of Aligned and Unaligned Accesses (32-Bit Bus) (Continued) ...........73
80960JT Device Identification Register...............................................................74
80960JD Device Identification Register ..............................................................75
80960JA/JF Device Identification Register .........................................................76
38
39
40
41
42
43
44
45
46
47
48