- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24614 > 91305AGILF (INTEGRATED DEVICE TECHNOLOGY INC) 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 PDF資料下載
參數(shù)資料
| 型號： | 91305AGILF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 封裝： | 4.40 MM, 0.65 MM PITCH, LEAD FREE, MO-153, TSSOP-8 |
| 文件頁數(shù)： | 8/9頁 |
| 文件大小： | 157K |
| 代理商： | 91305AGILF |
Global Sites
Search Entire Site
Document Search | Package Search | Parametric Search | Cross Reference Search | Green & RoHS | Calculators | Thermal Data | Reliability & Quality | Military
91305 (Zero Delay Buffers)
Description
The ICS91305 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and
frequency, the REF input with the CLKOUT signal. It is designed to distribute high speed clocks in communication systems operating at
speeds from 10 to 133 MHz. ICS91305 is a zero delay buffer that provides synchronization between the input and output. The synchronization is
established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than +/- 350 pS, the part acts as
a zero delay buffer. The ICS91305 comes in an eight pin 150 mil SOIC package. It has five output clocks. In the absence of REF input, will be in
the power down mode. In this mode, the PLL is turned off and the output buffers are pulled low. Power down mode provides the lowest power
consumption for a standby condition.
Market Group
PC CLOCK
Additional Info
Zero input - output delay Frequency range 10 - 133 MHz (3.3V) 5V tolerant input REF High loop filter bandwidth ideal for Spread Spectrum
applications. Less than 200 ps Jitter between outputs Skew controlled outputs Skew less than 250 ps between outputs Available in 8 pin
150 mil SOIC & 173 mil TSSOP packages 3.3V ±10% operation
[?] Home > Products > Timing Solutions > PC-Notebook-Server Clocks > DDR I and DDR II Buffers > Zero Delay Buffers > 91305
You may also like...
2
1
Related Orderable Parts
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 91305AM | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 91305AGILFT | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 91305AMIT | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 91305AMI | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| 91305AGLF | 91305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 91305AGILFT | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 91305AGLF | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Buffer Single 10MHz to 133MHz 8-Pin TSSOP Tube 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK BFFR SGL 10MHZ TO 133MHZ 8TSSOP - Rail/Tube |
| 91305AGLFT | 制造商:Integrated Device Technology Inc 功能描述:Zero Delay PLL Clock Buffer Single 10MHz to 133MHz 8-Pin TSSOP T/R 制造商:Integrated Device Technology Inc 功能描述:8 TSSOP (LEAD FREE) - Tape and Reel |
| 91305AMILF | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 91305AMILFT | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。