- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24615 > 9148F-02LF (INTEGRATED DEVICE TECHNOLOGY INC) 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9148F-02LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁(yè)數(shù)： | 11/16頁(yè) |
| 文件大小： | 691K |
| 代理商： | 9148F-02LF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
4
ICS9148-02
Technical Pin Function Descriptions
VDD(1,2,3,4)
This is the power supply to the internal core logic of the
device as well as the clock output buffers for REF(0:1),
PCICLK, 48/24MHzA/B and SDRAM(0:7).
This pin operates at 3.3V volts. Clocks from the listed
buffers that it supplies will have a voltage swing from Ground
to this level. For the actual guaranteed high and low voltage
levels for the Clocks, please consult the DC parameter table
in this data sheet.
VDDL1,2
This is the power supplies for the CPUCLK and IOAPCI
output buffers. The voltage level for these outputs may be
2.5 or 3.3volts. Clocks from the buffers that each supplies
will have a voltage swing from Ground to this level. For the
actual Guaranteed high and low voltage levels of these
Clocks, please consult the DC parameter table in this Data
Sheet.
GND
This is the power supply ground (common or negative) return
pin for the internal core logic and all the output buffers.
X1
This input pin serves one of two functions. When the device
is used with a Crystal, X1 acts as the input pin for the
reference signal that comes from the discrete crystal. When
the device is driven by an external clock signal, X1 is the
device input pin for that reference clock. This pin also
implements an internal Crystal loading capacitor that is
connected to ground. See the data tables for the value of this
capacitor.
X2
This Output pin is used only when the device uses a Crystal
as the reference frequency source. In this mode of operation,
X2 is an output signal that drives (or excites) the discrete
Crystal. The X2 pin will also implement an internal Crystal
loading capacitor that is connected to ground. See the Data
Sheet for the value of this capacitor.
CPUCLK (0:3)
These Output pins are the Clock Outputs that drive processor
and other CPU related circuitry that requires clocks which
are in tight skew tolerance with the CPU clock. The voltage
swing of these Clocks are controlled by the Voltage level
applied to the VDDL2 pin of the device. See the Functionality
Table for a list of the specific frequencies that are available
for these Clocks and the selection codes to produce them.
SDRAM(0:7)
These Output Clocks are use to drive Dynamic RAMs and
are low skew copies of the CPU Clocks. The voltage swing
of the SDRAMs output is controlled by the supply voltage
that is applied to VDD3 of the device, operates at 3.3 volts.
48/24MHzA, B
This is a fixed frequency Clock output that is typically used
to drive Super I/O devices. Outputs A and B are defined as
24 or 48MHz by I2C register (see table).
IOAPIC
This Output is a fixed frequency Output Clock that runs at the
Reference Input (typically 14.31818MHz) . Its voltage level
swing is controlled by VDDL1 and may operate at 2.5 or
3.3volts.
REF(0:1)
The REF Outputs are fixed frequency Clocks that run at the
same frequency as the Input Reference Clock X1 or the
Crystal (typically 14.31818MHz) attached across X1 and
X2.
PCICLK_F
This Output is equal to PCICLK(0:5) and is FREE RUNNING,
and will not be stopped by PCI_STP#.
PCICLK (0:5)
These Output Clocks generate all the PCI timing requirements
for a Pentium/Pro based system. They conform to the
current PCI specification. They run at 1/2 CPU frequency.
SELECT 66.6/60MHz#
This Input pin controls the frequency of the Clocks at the
CPU, PCICLK and SDRAM output pins. If a logic 1 value
is present on this pin, the 66.6 MHz Clock will be selected.
If a logic 0 is used, the 60MHz frequency will be selected.
MODE
This Input pin is used to select the Input function of the
I/
O pins. An active Low will place the I/O pins in the Input
mode and enable those stop clock functions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9148F-32 | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 051-328-9399 | RF Coaxial Connectors |
| 9150-50033 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
| 9150-5003 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
| 9150-50041 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9148F-08 | 制造商:ICS 功能描述: |
| 9149 | 功能描述:電線導(dǎo)管 HF3C 1 BLACK 1 NPT W/NUT RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強(qiáng)度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| 914900 | 功能描述:INTERFACE CBL IDC W/HOLES 64POS RoHS:是 類別:連接器，互連式 >> 接線板 - 接口模塊 系列:Econoline RI 產(chǎn)品變化通告:Product Discontinuation 07/Oct/2011 標(biāo)準(zhǔn)包裝:1 系列:PLUSCON VS 制程端連接:接線座，螺釘連接 控制端連接:RJ45 插孔（8） 控制端線纜固定器:- 位置 / 電極:64 特點(diǎn):- 電壓 - 額定:60V 額定電流（每觸點(diǎn)）:1A 工作溫度:0°C ~ 70°C 長(zhǎng)度:8.31"（211.00mm） 寬:3.53"（89.60mm） 線規(guī):20-26 AWG 其它名稱:VS-PP-R-8XRJ45/5-SC |
| 91-490017-06P | 制造商:Amphenol Aerospace 功能描述:PLUG |
| 91-490017-06S | 制造商:Amphenol Aerospace 功能描述:PLUG |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。