![](http://datasheet.mmic.net.cn/20000/9212AF-13T_datasheet_1338992/9212AF-13T_4.png)
4
ICS9212-13
0272E—04/09/03
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 4.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Parameters
Symbol
Min
Max
Unit
Supply Voltage
VDD
3.135
3.465
V
Refclk Input cycle time
tCYCLE,IN
10
40
ns
Input cycle-to-cycle Jitter
tJ,IN
-250
ps
Input Duty cycle over 10k cycles
DCIN
40%
60%
tCYCLE
Input frequency of modulation
Fm,in
30
33
kHz
Modulation index
PM,IN
0.25
0.5
%
Phase detector input cycle time at PDclk/M & Synclk/N
tCYCLE,PD
30
100
ns
Initial phase error at phase detector inputs
Terr,init
-0.5
0.5
tCYCLE,PD
Phase detector input duty cycle over 10k cycles
DCIN,PD
25%
75%
tCYCLE,PD
Input rise & fall times ( measured at 20%-80% of input voltage) for
PDCLK/M & SYNCLK/N,&REfCLK
TIR,TIF
-1
ns
Input capacitance at PDCLK/M,Synclk/N,&REFCLK
CIN,PD
-7
pF
Input Capacitance matching at PCLK/M & SYNCLK/N
DCIN,PD
-0.5
pF
Input capacitance at CMOS pins
CIN,CMOS
-10
pF
Input (CMOS) signal low voltage
VIL
-0.3
Vdd
Input (CMOS) signal high voltage
VIH
0.7
-
Vdd
REFCLK input low voltage
VIL,R
-
0.3
Vddi,R
REFCLK input high voltage
VIH,R
0.7
-
Vddi,R
Input signal low voltage for PD inputs and STOP
VIL,PD
-
0.3
Vddi,PD
Input signal high voltage for PD inputs and STOP
VIH,PD
0.7
-
Vddi,PD
Input supply referance for REFCLK
VDD,IR
1.3
3.465
V
Input supply referance vfor PD inputs
VDDI,PD
1.3
3.465
V
Phase detector phase error for distributed loop measured at
PDCLK/M & SYNCLK/N(rising
tERR,PD
-100
100
ps
Cycle cycle time
tCYCLE
2.5
3.75
ns
Cycle-to-cycle jitter at Busclk/BUSCLKB (533 MHz)
tJ
-40
ps
Total jitter over 1 - 6 cycles (533MHz)
tJ
-30
ps
Phase aligner, phase step size (BSCLK/BUSCLKB)
tSTEP
1-
ps
PLL out put phase error when tracking SSC
tERR,SSC
-100
100
ps
Out put crossing-point voltage
VX
1.3
1.8
V
Output voltage swing
VCOS
0.4
0.6
V
Output high voltage
VH
-2
V
Out put duty cycle over 10k cycle
DC
40%
60%
tCYCLE
Output cycle -to-cycle duty cycle error
tDC,ERR
-50
ps
Output rise & fall times ( measured at 20%-80% of output voltage)
tCR,tCF
300
500
psd
Difference between rise and fall times on a single device(20%-80%)
tCR,CF
-100
ps
Opearting Supply Current
IDD
150
mA
Electrical Characteristics-input/supply/Outputs