![](http://datasheet.mmic.net.cn/50000/92HD89D1X5NDGXYYX8_datasheet_1923435/92HD89D1X5NDGXYYX8_34.png)
34
V1.0 04/10
2009 INTEGRATED DEVICE TECHNOLOGY, INC.
92HD89D
Eight channel HD Audio codec optimized for low power
Note: NOTE: Each Headphone port has its own configuration bits for SD, SD MODE, and SD INV.
0
1
0
Amplifier is active
0
1
Amplifier is in a low power state
1
0
NA
Amplifier follows pin/function group power stateand will
mute when disabled
1
NA
Amplifier follows pin/function group power state and will
enter a low power state when disabled
1.EAPD bit is set to one by default but the EAPD state is 0 after power-on reset because the function group
is not in D0. The state after a single or double function group reset will be compliant with ECR15b.
Analog
BEEP
enabled
EAPD Pin value1
1.When pin is enabled as Open Drain or CMOS output.
Description
0
Forced to low when in D2
or D3
Follows description in HD Audio spec. External
amplifier is shut down when pin or function group
power state is D2 or D3 independent of value in
EAPD bit.
1
Forced low in D2 or D3
unless port is enabled as
output
Power state is ignored if port is enabled as output
and port EAPD=1 to allow PC_Beep support in D2
and D3
Table 15. EAPD Analog PC_Beep behavior
AFG
Power
State
RESET#
Analog
PC_BEEP
Port Power
State
Pin Behavior
D0-D3
Asserted (Low)
Enabled1
1.PC_Beep is automatically routed to ports A, B, D, and F after power-on reset while link reset is active and EAPD will be high
to enable an external amplifier. This may be disabled using a vendor specific verb. If the automatic beep path is disabled,
beep will still be supportedwith EAPD active in link reset if Analog Beep is manually enabled and at least one port is config-
ured as an output before entering link reset. If the automatic Beep routing is disabled and Analog Beep has not been man-
ually configured before entering link reset, then the EAPD pin will retain its current state.
-
Active high immediately after power on, otherwise the previous
state is retained across FG and link reset events
D0-D3
Asserted (Low)
Disabled
-
The previous state is retained across FG and link reset events
D0
De-Asserted (High)
-
Active - Pin reflects EAPD bit unless held low by external source.
D1
De-Asserted (High)
-
D0-D1
Active - Pin reflects EAPD bit unless held low by external source.
D2
De-Asserted (High)
Disabled
D0-D2
Pin forced low to disable external amp
D2
De-Asserted (High)
Enabled
D0-D2
Active - EAPD Pin high if any port EAPD bit =1 and that port also
enabled as output.
D3
De-Asserted (High)
Disabled
D0-D3
Pin forced low to disable external amp
D3
De-Asserted (High)
Enabled
D0-D3
Active - EAPD Pin high if any port EAPD bit=1 and that port also
enabled as output.
D3cold
De-Asserted (High)
-
Pin forced low to disable external amp
D4
De-Asserted (High)
-
Pin forced low to disable external amp
D5
De-Asserted (High)
-
Pin Hi-Z (off)
Table 16. EAPD Behavior
HP SD
MODE
HP SD INV
EAPD Pin
State
Headphone Amp State
Table 14. Headphone Amp Enable Configuration