參數(shù)資料
型號: 933669480652
廠商: NXP SEMICONDUCTORS
元件分類: 計(jì)數(shù)器
英文描述: HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDIP16
封裝: SOT-38-1, DIP-16
文件頁數(shù): 6/18頁
文件大小: 177K
代理商: 933669480652
Philips Semiconductors - PIP - 74HC/HCT193; Presettable synchronous 4-bit binary up/down counter
Product Information
74HC/HCT193;
Presettable
synchronous 4-bit
binary up/down
counter
Information as of 2003-04-22
Stay informed
Download datasheet
Applications
Block diagram
topGeneral description
The 74HC/HCT193 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks, CPU and CPD
respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of
either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is
pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or
erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR);
it may also be loaded in parallel by activating the asynchronous parallel load input (PL).
The '193' contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous
reset, load, and synchronous count up and count down functions.
Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CPD input
will decrease the count by one, while a similar transition on the CPU input will advance the count by one.
One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two’s or
not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.
Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to
avoid erroneous counts.
The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has
reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW.
TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock.
Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal
count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since
they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay
time difference added for each stage that is added.
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC193N.html (1 of 5) [Apr-29-2003 12:37:01 PM]
Submit Query
相關(guān)PDF資料
PDF描述
933714620652 HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
935188610112 HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
935188610118 HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
935188980112 HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
935188980118 HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9336CMG 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING S J PLIERS W/CO-MOLDED GRIPS, LASER HARDENED EDGES, CDD
9336CVN 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING SOLID JOINT PLIERS, CUSHION GRIP, CARDED
9336N 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING, GENERAL PURPOSE SOLID JOINT PLIERS
9336-RED 制造商: 功能描述: 制造商:undefined 功能描述:
9336SCN 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING SOLID JOINT PLIERS, CUSHION GRIP