- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄24650 > 933670050652 (NXP SEMICONDUCTORS) HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | 933670050652 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16 |
| 封裝： | SOT-38-1, DIP-16 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 152K |
| 代理商： | 933670050652 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors - PIP - 74HC/HCT173; Quad D-type flip-flop; positive-edge trigger; 3-state
Product Information
74HC/HCT173;
Quad D-type flip-
flop; positive-edge
trigger; 3-state
Information as of 2003-04-22
Stay informed
Download datasheet
Applications
Block diagram
topGeneral description
The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (Q0 to Q3)
and master reset (MR).
When the two data enable inputs (E1 and E2) are LOW, the data on the Dn inputs is loaded into the register
synchronously with the LOW-to-HIGH clock (CP) transition. When one or both En inputs are HIGH one set-up time
prior to the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and clock enable
inputs are fully edge-triggered and must be stable only one set-up time prior to the LOW-to-HIGH clock transition.
The master reset input (MR) is an active HIGH asynchronous input. When MR is HIGH, all four flip-flops are reset
(cleared) independently of any other input condition.
The 3-state output buffers are controlled by a 2-input NOR gate. When both output enable inputs (OE1 and OE2) are
LOW, the data in the register is presented to the Qn outputs. When one or both OEn inputs are HIGH, the outputs
are forced to a high impedance OFF-state. The 3-state output buffers are completely independent of the register
operation; the OEn transition does not affect the clock and reset operations.
topFeatures
q
Gated input enable for hold (do nothing) mode
q
Gated output enable control
q
Edge-triggered D-type register
q
Asynchronous master reset
q
Output capability: bus driver
q
ICC category: MSI
file:///G|/imaging/BITTING/CPL/20030424/04232003_9/PHGL/_HTML04232003/74HC173N.html (1 of 4) [Apr-29-2003 12:25:31 PM]
Submit Query
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933669520652 | HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16 |
| 935189560118 | HCT SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16 |
| 935189560112 | HCT SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16 |
| 933714640652 | HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16 |
| 935189260112 | HCT SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9336CMG | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING S J PLIERS W/CO-MOLDED GRIPS, LASER HARDENED EDGES, CDD |
| 9336CVN | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING SOLID JOINT PLIERS, CUSHION GRIP, CARDED |
| 9336N | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING, GENERAL PURPOSE SOLID JOINT PLIERS |
| 9336-RED | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 9336SCN | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING SOLID JOINT PLIERS, CUSHION GRIP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。