參數(shù)資料
型號: 933715040653
廠商: NXP SEMICONDUCTORS
元件分類: 鎖存器
英文描述: HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16
封裝: SOT-109, SO-16
文件頁數(shù): 7/14頁
文件大?。?/td> 152K
代理商: 933715040653
December 1990
2
Philips Semiconductors
Product specication
Quad D-type ip-op; positive-edge trigger; 3-state
74HC/HCT173
FEATURES
Gated input enable for hold (do nothing) mode
Gated output enable control
Edge-triggered D-type register
Asynchronous master reset
Output capability: bus driver
ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT173 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT173 are 4-bit parallel load registers with
clock enable control, 3-state buffered outputs (Q0 to Q3)
and master reset (MR).
When the two data enable inputs (E1 and E2) are LOW, the
data on the Dn inputs is loaded into the register
synchronously with the LOW-to-HIGH clock (CP)
transition. When one or both En inputs are HIGH one
set-up time prior to the LOW-to-HIGH clock transition, the
register will retain the previous data. Data inputs and clock
enable inputs are fully edge-triggered and must be stable
only one set-up time prior to the LOW-to-HIGH clock
transition.
The master reset input (MR) is an active HIGH
asynchronous input. When MR is HIGH, all four flip-flops
are reset (cleared) independently of any other input
condition.
The 3-state output buffers are controlled by a 2-input NOR
gate. When both output enable inputs (OE1 and OE2) are
LOW, the data in the register is presented to the Qn
outputs. When one or both OEn inputs are HIGH, the
outputs are forced to a high impedance OFF-state. The
3-state output buffers are completely independent of the
register operation; the OEn transition does not affect the
clock and reset operations.
QUICK REFERENCE DATA
GND = 0 V; Tamb =25 °C; tr =tf =6ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD =CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CP to Qn
MR to Qn
CL = 15 pF; VCC =5V
17
13
17
ns
fmax
maximum clock frequency
88
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation
capacitance per ip-op
notes 1 and 2
20
pF
相關(guān)PDF資料
PDF描述
935189710118 HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16
933670050652 HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP16
933669520652 HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDIP16
935189560118 HCT SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16
935189560112 HCT SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
933715100+733273002 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:GMNL 250V black socket yell LED diode
93372 制造商:Harris Corporation 功能描述:
933725100 制造商:Lumberg Automation 功能描述:CONNECTOR, ELKA 4012 K PG7 BLACK, STRAIGHT FEMALE SOCKET, 4 CONTACTS, SCREW 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:4way IP67 M12 rewireable straight skt,4A
933726100 制造商:Lumberg Automation 功能描述:CONNECTOR, ELWIKA 4012 K PG 7 BLACK, M12, FEMALE RIGHT ANGLE, 4 POLE, FIXCON 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:4 way IP67 M12 rewireable r/a skt,4A PG7
933727100 制造商:Lumberg Automation 功能描述:CONNECTOR, ELST 4012 K PG 7 BLACK, M12, MALE STRAIGHT, 4 PIN, PG 7, BLACK 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:4way M12 rewireable straight plug,4A PG7